



**512K x 36, 1M x 18  
2.5V Synchronous ZBT™ SRAMs  
2.5V I/O, Burst Counter  
Flow-Through Outputs**

**IDT71T75702  
IDT71T75902**

## Features

- ◆ 512K x 36, 1M x 18 memory configurations
- ◆ Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access)
- ◆ ZBT™ Feature - No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control  $\overline{OE}$
- ◆ Single  $\overline{RW}$  (READ/WRITE) control pin
- ◆ 4-word burst capability (Interleaved or linear)
- ◆ Individual byte write ( $\overline{BW}_1$  -  $\overline{BW}_4$ ) control (May tie active)
- ◆ Three chip enables for simple depth expansion
- ◆ 2.5V power supply ( $\pm 5\%$ )
- ◆ 2.5V ( $\pm 5\%$ ) I/O Supply ( $V_{DDQ}$ )
- ◆ Power down controlled by ZZ input
- ◆ Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
- ◆ Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA)

## Description

The IDT71T75702/902 are 2.5V high-speed 18,874,368-bit (18 Megabit) synchronous SRAMs organized as 512K x 36 /1M x 18. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and on the next clock cycle the associated data cycle occurs, be it read or write.

The IDT71T75702/902 contain address, data-in and control signal registers. The outputs are flow-through (no output data register). Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71T75702/902 to be suspended as long as necessary. All synchronous inputs are ignored when CEN is high and the internal device registers will hold their previous values.

There are three chip enable pins ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_2$ ) that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/LD is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state one cycle after the chip is deselected or a write is initiated.

The IDT71T75702/902 have an on-chip burst counter. In the burst mode, the IDT71T75702/902 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD = LOW) or increment the internal burst counter (ADV/LD = HIGH).

The IDT71T75702/902 SRAMs utilize IDT's high-performance CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100-pin plastic thin quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

## Pin Description Summary

Pin Name	Function	Type	Status
A0-A19	Address Inputs		Synchronous
$\overline{CE}_1$ , CE <sub>2</sub> , $\overline{CE}_2$	Chip Enables	Input	Synchronous
$\overline{OE}$	Output Enable	Input	Asynchronous
$\overline{RW}$	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
$\overline{BW}_1$ , $\overline{BW}_2$ , $\overline{BW}_3$ , $\overline{BW}_4$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance Burst Address/Load New Address	Input	Synchronous
LBO	Linear/Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	N/A
TDI	Test Data Input	Input	N/A
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	N/A
TRST	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Synchronous
$V_{O0}$ - $V_{O1}$ , $V_{O2}$ - $V_{O4}$	Data Input/Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

**Pin Definitions<sup>(1)</sup>**


Symbol	Pin Function	I/O	Active	Description
A0-A19	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	ADV/LD is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/LD is low with the chip deselected, any burst in progress is terminated. When ADV/LD is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/LD is sampled high.
R/W	Read / Write	I	N/A	R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place one clock cycle later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When CEN is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of CEN sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, CEN must be sampled low at rising edge of clock.
BW-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV/LD are sampled low) the appropriate byte write signal (BW-BW4) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device one cycle later. BW-BW4 can all be tied low if always doing write to the entire 36-bit word.
CE <sub>1</sub> , CE <sub>2</sub>	Chip Enables	I	LOW	Synchronous active low chip enable. CE <sub>1</sub> and CE <sub>2</sub> are used with CE <sub>2</sub> to enable the IDT71T75702/902 (CE <sub>1</sub> or CE <sub>2</sub> sampled high or CE <sub>2</sub> sampled low) and ADV/LD low at the rising edge of clock, initiates a deselect cycle. The ZBT™ has a one cycle deselect, i.e., the data bus will tri-state one clock cycle after deselect is initiated.
CE <sub>2</sub>	Chip Enable	I	HIGH	Synchronous active high chip enable. CE <sub>2</sub> is used with CE <sub>1</sub> and CE <sub>2</sub> to enable the chip. CE <sub>2</sub> has inverted polarity but otherwise identical to CE <sub>1</sub> and CE <sub>2</sub> .
CLK	Clock	I	N/A	This is the clock input to the IDT71T75702/902. Except for OE, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/Op1-I/Op4	Data Input/Output	I/O	N/A	Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
LBO	Linear Burst Order	I	LOW	Burst order selection input. When LBO is high the Interleaved burst sequence is selected. When LBO is low the Linear burst sequence is selected. LBO is a static input, and it must not change during device operation.
OE	Output Enable	I	LOW	Asynchronous output enable. OE must be low to read data from the IDT71T75702/902. When OE is HIGH the I/O pins are in a high-impedance state. OE does not need to be actively controlled for read and write cycles. In normal operation, OE can be tied low.
TMS	Test Mode Select	I	N/A	Gives input command for TAP controller; sampled on rising edge of TCK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from falling edge of TCK. This pin has an internal pullup.
TDO	Test Data Output	O	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	I	LOW	Optional asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package.
ZZ	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71T75702/902 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
VDD	Power Supply	N/A	N/A	2.5V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
VSS	Ground	N/A	N/A	Ground.

NOTE:


1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

5319 tbl 02

## Functional Block Diagram — 512K x 36



## Functional Block Diagram — 1M x 18



## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	2.375	2.5	2.625	V
V <sub>DDQ</sub>	I/O Supply Voltage	2.375	2.5	2.625	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage — Inputs	1.7	—	V <sub>DD</sub> +0.3	V
V <sub>IH</sub>	Input High Voltage — I/O	1.7	—	V <sub>DDQ</sub> +0.3 <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.7	V

5319 tbd 08

NOTE:

1. V<sub>IL</sub> (min.) = -0.8V for pulse width less than tcyc/2, once per cycle.

## Recommended Operating Temperature and Supply Voltage


Grade	Ambient Temperature <sup>(1)</sup>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0 °C to +70 °C	OV	2.5V ± 5%	2.5V ± 5%
Industrial	-40 °C to +85 °C	OV	2.5V ± 5%	2.5V ± 5%

5319 tbl 05

## NOTE:

- During production testing, the case temperature equals the ambient temperature.

## Pin Configuration — 512K x 36




**Top View**  
**100 TQFP**

## NOTES:

- Pins 14 and 66 do not have to be connected directly to V<sub>SS</sub> as long as the input voltage is  $\leq V_{IL}$ .
- Pin 16 does not have to be connected directly to V<sub>DD</sub> as long as the input voltage is  $\geq V_{IH}$ .
- Pins 38, 39 and 43 will be pulled internally to V<sub>DD</sub> if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to V<sub>DD</sub> or V<sub>SS</sub> and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device.

## Pin Configuration — 1M x 18



**Top View  
100 TQFP**

### NOTES:

- Pins 14 and 66 do not have to be connected directly to Vss as long as the input voltage is  $\leq V_{IL}$ .
- Pin 16 does not have to be connected directly to VDD as long as the input voltage is  $\geq V_{IH}$ .
- Pins 38, 39 and 43 will be pulled internally to VDD if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to Vdd or Vss and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device.

## TQFP Capacitance

(TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	5	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5319 Ibl 07a

## BGA Capacitance

(TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	7	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5319 Ibl 07a

### NOTE:

- This parameter is guaranteed by device characterization, but not production tested.

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial	Industrial	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +3.6	-0.5 to +3.6	V
V <sub>TERM</sub> <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub>	-0.5 to V <sub>DD</sub>	V
V <sub>TERM</sub> <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> +0.5	-0.5 to V <sub>DD</sub> +0.5	V
V <sub>TERM</sub> <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> +0.5	-0.5 to V <sub>DD</sub> +0.5	V
T <sub>A</sub> <sup>(7)</sup>	Operating Ambient Temperature	0 to +70	-40 to +85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-55 to +125	°C
P <sub>T</sub>	Power Dissipation	2.0	2.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

5319 Ibl 06

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>DD</sub> terminals only.
- V<sub>DDQ</sub> terminals only.
- Input terminals only.
- I/O terminals only.
- This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V<sub>DD</sub> during power supply ramp up.
- During production testing, the case temperature equals T<sub>A</sub>.

## fBGA Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	7	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5319 Ibl 07b

## Pin Configuration — 512K x 36, 119 BGA<sup>(1,2,3,4)</sup>

	1	2	3	4	5	6	7
A	VDDQ	A <sub>6</sub>	A <sub>4</sub>	A <sub>18</sub>	A <sub>8</sub>	A <sub>16</sub>	VDDQ
B	NC	CE <sub>2</sub>	A <sub>3</sub>	ADV/LD	A <sub>9</sub>	CE <sub>2</sub>	NC
C	NC	A <sub>7</sub>	A <sub>2</sub>	VDD	A <sub>12</sub>	A <sub>15</sub>	NC
D	I/O <sub>16</sub>	I/O <sub>P3</sub>	VSS	NC	VSS	I/O <sub>P2</sub>	I/O <sub>15</sub>
E	I/O <sub>17</sub>	I/O <sub>18</sub>	VSS	CE <sub>1</sub>	VSS	I/O <sub>13</sub>	I/O <sub>14</sub>
F	VDDQ	I/O <sub>P9</sub>	VSS	OE	VSS	I/O <sub>12</sub>	VDDQ
G	I/O <sub>20</sub>	I/O <sub>21</sub>	BW <sub>3</sub>	A <sub>17</sub>	BW <sub>2</sub>	I/O <sub>11</sub>	I/O <sub>10</sub>
H	I/O <sub>22</sub>	I/O <sub>23</sub>	VSS	R/W	VSS	I/O <sub>9</sub>	I/O <sub>8</sub>
J	VDDQ	VDD	VDD <sup>(2)</sup>	VDD	VSS <sup>(1)</sup>	VDD	VDDQ
K	I/O <sub>24</sub>	I/O <sub>26</sub>	VSS	CLK	VSS	I/O <sub>6</sub>	I/O <sub>7</sub>
L	I/O <sub>25</sub>	I/O <sub>27</sub>	BW <sub>4</sub>	NC	BW <sub>1</sub>	I/O <sub>4</sub>	I/O <sub>5</sub>
M	VDDQ	I/O <sub>28</sub>	VSS	CEN	VSS	I/O <sub>3</sub>	VDDQ
N	I/O <sub>29</sub>	I/O <sub>30</sub>	VSS	A <sub>1</sub>	VSS	I/O <sub>2</sub>	I/O <sub>1</sub>
P	I/O <sub>31</sub>	I/O <sub>P4</sub>	VSS	A <sub>0</sub>	VSS	I/O <sub>P1</sub>	I/O <sub>0</sub>
R	NC	A <sub>5</sub>	LBO	VDD	VSS <sup>(1)</sup>	A <sub>13</sub>	NC
T	NC	NC	A <sub>10</sub>	A <sub>11</sub>	A <sub>14</sub>	NC <sup>(4)</sup>	ZZ
U	VDDQ	NC/TMS <sup>(3)</sup>	NC/TDI <sup>(3)</sup>	NC/TCK <sup>(3)</sup>	NC/TDO <sup>(3)</sup>	NC/TRST <sup>(3,5)</sup>	VDDQ

5319tbl 25

## Top View

## Pin Configurations — 1M x 18, 119 BGA<sup>(1,2,3,4)</sup>

	1	2	3	4	5	6	7
A	VDDQ	A <sub>6</sub>	A <sub>4</sub>	A <sub>19</sub>	A <sub>8</sub>	A <sub>16</sub>	VDDQ
B	NC	CE <sub>2</sub>	A <sub>3</sub>	ADV/LD	A <sub>9</sub>	CE <sub>2</sub>	NC
C	NC	A <sub>7</sub>	A <sub>2</sub>	VDD	A <sub>13</sub>	A <sub>17</sub>	NC
D	I/O <sub>8</sub>	NC	VSS	NC	VSS	I/O <sub>P1</sub>	NC
E	NC	I/O <sub>9</sub>	VSS	CE <sub>1</sub>	VSS	NC	I/O <sub>7</sub>
F	VDDQ	NC	VSS	OE	VSS	I/O <sub>6</sub>	VDDQ
G	NC	I/O <sub>10</sub>	BW <sub>2</sub>	A <sub>18</sub>	VSS	NC	I/O <sub>5</sub>
H	I/O <sub>11</sub>	NC	VSS	R/W	VSS	I/O <sub>4</sub>	NC
J	VDDQ	VDD	VDD <sup>(2)</sup>	VDD	VSS <sup>(1)</sup>	VDD	VDDQ
K	NC	I/O <sub>12</sub>	VSS	CLK	VSS	NC	I/O <sub>3</sub>
L	I/O <sub>13</sub>	NC	VSS	NC	BW <sub>1</sub>	I/O <sub>2</sub>	NC
M	VDDQ	I/O <sub>14</sub>	VSS	CEN	VSS	NC	VDDQ
N	I/O <sub>15</sub>	NC	VSS	A <sub>1</sub>	VSS	I/O <sub>1</sub>	NC
P	NC	I/O <sub>P2</sub>	VSS	A <sub>0</sub>	VSS	NC	I/O <sub>0</sub>
R	NC	A <sub>5</sub>	LBO	VDD	VSS <sup>(1)</sup>	A <sub>12</sub>	NC
T	NC	A <sub>10</sub>	A <sub>15</sub>	NC <sup>(4)</sup>	A <sub>14</sub>	A <sub>11</sub>	ZZ
U	VDDQ	NC/TMS <sup>(3)</sup>	NC/TDI <sup>(3)</sup>	NC/TCK <sup>(3)</sup>	NC/TDO <sup>(3)</sup>	NC/TRST <sup>(3,5)</sup>	VDDQ

5319tbl 25a

## Top View

### NOTES:

- Pins R5 and J5 do not have to be connected directly to Vss as long as the input voltage is  $\leq V_{IH}$ .
- Pin J3 does not have to be connected directly to VDD as long as the input voltage is  $\geq V_{IH}$ .
- U2, U3, U4 and U6 will be pulled internally to VDD if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. U2, U3, U4 and U6 could be tied to VDD or VSS and U5 should be left unconnected. Or all JTAG inputs(TMS, TDI, and TCK and TRST) U2, U3, U4 and U6 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- The 36M address will be ball T6 (for the 512K x 36 device) and ball T4 (for the 1M x 18 device).
- TRST is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to Vdd.

**Synchronous Truth Table<sup>(1)</sup>**

CEN	R/W	$\overline{CE}_1, \overline{CE}_2^{(5)}$	ADV/LD	$\overline{BW}_x$	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (One cycle later)
L	L	L	L	Valid	External	X	LOAD WRITE	D <sup>(7)</sup>
L	H	L	L	X	External	X	LOAD READ	Q <sup>(7)</sup>
L	X	X	H	Valid	Internal	LOAD WRITE / BURST WRITE	BURST WRITE (Advance burst counter) <sup>(2)</sup>	D <sup>(7)</sup>
L	X	X	H	X	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) <sup>(2)</sup>	Q <sup>(7)</sup>
L	X	H	L	X	X	X	DESELECT or STOP <sup>(8)</sup>	HIZ
L	X	X	H	X	X	DESELECT / NOOP	NOOP	HIZ
H	X	X	X	X	X	X	SUSPEND <sup>(4)</sup>	Previous Value

5319 tbl 08

**NOTES:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when either ( $\overline{CE}_1$ , or  $\overline{CE}_2$  is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state one cycle after deselect is initiated.
4. When  $\overline{CEN}$  is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
5. To select the chip requires  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and CE2 = H on these chip enable pins. The chip is deselected if any one of the chip enables is false.
6. Device Outputs are ensured to be in High-Z during device power-up.
7. Q - data read from the device, D - data written to the device.

**Partial Truth Table for Writes<sup>(1)</sup>**

OPERATION	R/W	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3^{(3)}$	$\overline{BW}_4^{(3)}$
READ	H	X	X	X	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/Op <sub>1</sub> ) <sup>(2)</sup>	L	L	H	H	H
WRITE BYTE 2 (I/O[8:15], I/Op <sub>2</sub> ) <sup>(2)</sup>	L	H	L	H	H
WRITE BYTE 3 (I/O[16:23], I/Op <sub>3</sub> ) <sup>(2,3)</sup>	L	H	H	L	H
WRITE BYTE 4 (I/O[24:31], I/Op <sub>4</sub> ) <sup>(2,3)</sup>	L	H	H	H	L
NO WRITE	L	H	H	H	H

5319 tbl 09

**NOTES:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2. Multiple bytes may be selected during the same cycle.
3. N/A for x18 configuration.

**Interleaved Burst Sequence Table (LBO=VDD)**

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

5319 tbl 10

**NOTE:**

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.


**Linear Burst Sequence Table (LBO=Vss)**

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

5319 tbl 11

**NOTE:**

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

**Functional Timing Diagram<sup>(1)</sup>**

5319 drw 03

**NOTES:**

- This assumes  $\overline{CEN}$ ,  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{CE}_2$  are all true.
- All Address, Control and Data\_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data\_Out is valid after a clock-to-data delay from the rising edge of clock.

**Device Operation - Showing Mixed Load, Burst,  
Deselect and NOOP Cycles<sup>(2)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}_1^{(1)}$	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	D <sub>1</sub>	Load read
n+1	X	X	H	X	L	X	L	Q <sub>0</sub>	Burst read
n+2	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0+1</sub>	Load read
n+3	X	X	L	H	L	X	L	Q <sub>1</sub>	Deselect or STOP
n+4	X	X	H	X	L	X	X	Z	NOOP
n+5	A <sub>2</sub>	H	L	L	L	X	X	Z	Load read
n+6	X	X	H	X	L	X	L	Q <sub>2</sub>	Burst read
n+7	X	X	L	H	L	X	L	Q <sub>2+1</sub>	Deselect or STOP
n+8	A <sub>3</sub>	L	L	L	L	L	X	Z	Load write
n+9	X	X	H	X	L	L	X	D <sub>3</sub>	Burst write
n+10	A <sub>4</sub>	L	L	L	L	L	X	D <sub>3+1</sub>	Load write
n+11	X	X	L	H	L	X	X	D <sub>4</sub>	Deselect or STOP
n+12	X	X	H	X	L	X	X	Z	NOOP
n+13	A <sub>5</sub>	L	L	L	L	L	X	Z	Load write
n+14	A <sub>6</sub>	H	L	L	L	X	X	D <sub>5</sub>	Load read
n+15	A <sub>7</sub>	L	L	L	L	L	L	Q <sub>6</sub>	Load write
n+16	X	X	H	X	L	L	X	D <sub>7</sub>	Burst write
n+17	A <sub>8</sub>	H	L	L	L	X	X	D <sub>7+1</sub>	Load read
n+18	X	X	H	X	L	X	L	Q <sub>8</sub>	Burst read
n+19	A <sub>9</sub>	L	L	L	L	L	L	Q <sub>8+1</sub>	Load write

5319 lbl 12

**NOTES:**

1.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal. CE<sub>2</sub> timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.
2. H = High; L = Low; X = Don't Care; Z = High Impedance.

**Read Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	CE1 <sup>(2)</sup>	CEN	BWx	OE	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	X	X	L	Q <sub>0</sub>	Contents of Address A <sub>0</sub> Read Out

5319 tbl 13

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.

**Burst Read Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	CE1 <sup>(2)</sup>	CEN	BWx	OE	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	H	X	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read Out, Inc. Count
n+2	X	X	H	X	L	X	L	Q <sub>0+1</sub>	Address A <sub>0+1</sub> Read Out, Inc. Count
n+3	X	X	H	X	L	X	L	Q <sub>0+2</sub>	Address A <sub>0+2</sub> Read Out, Inc. Count
n+4	X	X	H	X	L	X	L	Q <sub>0+3</sub>	Address A <sub>0+3</sub> Read Out, Load A <sub>1</sub>
n+5	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read Out, Inc. Count
n+6	X	X	H	X	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read Out, Inc. Count
n+7	A <sub>2</sub>	H	L	L	L	X	L	Q <sub>1+1</sub>	Address A <sub>1+1</sub> Read Out, Load A <sub>2</sub>

5319 tbl 14

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.

**Write Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	CE1 <sup>(2)</sup>	CEN	BWx	OE	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	D <sub>0</sub>	Write to Address A <sub>0</sub>

5319 tbl 15

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.

**Burst Write Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	CE1 <sup>(2)</sup>	CEN	BWx	OE	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	H	X	L	L	X	D <sub>0</sub>	Address A <sub>0</sub> Write, Inc. Count
n+2	X	X	H	X	L	L	X	D <sub>0+1</sub>	Address A <sub>0+1</sub> Write, Inc. Count
n+3	X	X	H	X	L	L	X	D <sub>0+2</sub>	Address A <sub>0+2</sub> Write, Inc. Count
n+4	X	X	H	X	L	L	X	D <sub>0+3</sub>	Address A <sub>0+3</sub> Write, Load A <sub>1</sub>
n+5	A <sub>1</sub>	L	L	L	L	L	X	D <sub>0</sub>	Address A <sub>0</sub> Write, Inc. Count
n+6	X	X	H	X	L	L	X	D <sub>1</sub>	Address A <sub>1</sub> Write, Inc. Count
n+7	A <sub>2</sub>	L	L	L	L	L	X	D <sub>1+1</sub>	Address A <sub>1+1</sub> Write, Load A <sub>2</sub>

5319 tbl 16

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.

**Read Operation with Clock Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}_1^{(2)}$	CEN	$\overline{BW}_x$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address A <sub>0</sub> and Control meet setup
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored
n+2	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read out, Load A <sub>1</sub>
n+3	X	X	X	X	H	X	L	Q <sub>0</sub>	Clock Ignored. Data Q <sub>0</sub> is on the bus.
n+4	X	X	X	X	H	X	L	Q <sub>0</sub>	Clock Ignored. Data Q <sub>0</sub> is on the bus.
n+5	A <sub>2</sub>	H	L	L	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read out, Load A <sub>2</sub>
n+6	A <sub>3</sub>	H	L	L	L	X	L	Q <sub>2</sub>	Address A <sub>2</sub> Read out, Load A <sub>3</sub>
n+7	A <sub>4</sub>	H	L	L	L	X	L	Q <sub>3</sub>	Address A <sub>3</sub> Read out, Load A <sub>4</sub>

5319 tbl 17

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal. CE<sub>2</sub> timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.

**Write Operation with Clock Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}_1^{(2)}$	CEN	$\overline{BW}_x$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address A <sub>0</sub> and Control meet setup.
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored.
n+2	A <sub>1</sub>	L	L	L	L	L	X	D <sub>0</sub>	Write data D <sub>0</sub> , Load A <sub>1</sub> .
n+3	X	X	X	X	H	X	X	X	Clock Ignored.
n+4	X	X	X	X	H	X	X	X	Clock Ignored.
n+5	A <sub>2</sub>	L	L	L	L	L	X	D <sub>1</sub>	Write Data D <sub>1</sub> , Load A <sub>2</sub>
n+6	A <sub>3</sub>	L	L	L	L	L	X	D <sub>2</sub>	Write Data D <sub>2</sub> , Load A <sub>3</sub>
n+7	A <sub>4</sub>	L	L	L	L	L	X	D <sub>3</sub>	Write Data D <sub>3</sub> , Load A <sub>4</sub>

5319 tbl 18

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal. CE<sub>2</sub> timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.

**Read Operation with Chip Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}_1^{(2)}$	$\overline{CEN}$	$\overline{BW}_x$	$\overline{OE}$	I/O <sup>(3)</sup>	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	Z	Deselected.
n+2	A <sub>0</sub>	H	L	L	L	X	X	Z	Address A <sub>0</sub> and Control meet setup.
n+3	X	X	L	H	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> read out, Deselected.
n+4	A <sub>1</sub>	H	L	L	L	X	X	Z	Address A <sub>1</sub> and Control meet setup.
n+5	X	X	L	H	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> read out, Deselected.
n+6	X	X	L	H	L	X	X	Z	Deselected.
n+7	A <sub>2</sub>	H	L	L	L	X	X	Z	Address A <sub>2</sub> and Control meet setup.
n+8	X	X	L	H	L	X	L	Q <sub>2</sub>	Address A <sub>2</sub> read out, Deselected.
n+9	X	X	L	H	L	X	X	Z	Deselected.

5319 tbl 19

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal. CE<sub>2</sub> timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.
3. Device outputs are ensured to be in High-Z during device power-up.

**Write Operation with Chip Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}_1^{(2)}$	$\overline{CEN}$	$\overline{BW}_x$	$\overline{OE}$	I/O	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	Z	Deselected.
n+2	A <sub>0</sub>	L	L	L	L	L	X	Z	Address A <sub>0</sub> and Control meet setup
n+3	X	X	L	H	L	X	X	D <sub>0</sub>	Data D <sub>0</sub> Write In, Deselected.
n+4	A <sub>1</sub>	L	L	L	L	L	X	Z	Address A <sub>1</sub> and Control meet setup
n+5	X	X	L	H	L	X	X	D <sub>1</sub>	Data D <sub>1</sub> Write In, Deselected.
n+6	X	X	L	H	L	X	X	Z	Deselected.
n+7	A <sub>2</sub>	L	L	L	L	L	X	Z	Address A <sub>2</sub> and Control meet setup
n+8	X	X	L	H	L	X	X	D <sub>2</sub>	Data D <sub>2</sub> Write In, Deselected.
n+9	X	X	L	H	L	X	X	Z	Deselected.

5319 tbl 20

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 2.5V \pm 5\%$ )

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_U $	Input Leakage Current	$V_{DD} = \text{Max.}$ , $V_{IN} = 0V$ to $V_{DD}$	—	5	$\mu A$
$ I_U $	$LBO$ , JTAG and ZZ Input Leakage Current <sup>(1)</sup>	$V_{DD} = \text{Max.}$ , $V_{IN} = 0V$ to $V_{DD}$	—	30	$\mu A$
$ I_O $	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$	—	5	$\mu A$
$V_{OL}$	Output Low Voltage	$I_{OL} = +6mA$ , $V_{DD} = \text{Min.}$	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -6mA$ , $V_{DD} = \text{Min.}$	2.0	—	V

NOTE:

5319 tbl 21

1. The  $LBO$ , TMS, TDI, TCK and  $\overline{TRST}$  pins will be internally pulled to  $V_{DD}$  and the ZZ pin will be internally pulled to  $V_{SS}$  if they are not actively driven in the application.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> ( $V_{DD} = 2.5V \pm 5\%$ )

Symbol	Parameter	Test Conditions	7.5ns		8ns		8.5ns		Unit
			Com'l	Ind	Com'l	Ind	Com'l	Ind	
$I_{DD}$	Operating Power Supply Current	Device Selected, Outputs Open, $ADV/LD = X$ , $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$ , $f = f_{MAX}^{(2)}$	275	295	250	270	225	245	mA
$I_{SB1}$	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = 0^{(2,3)}$	40	60	40	60	40	60	mA
$I_{SB2}$	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = f_{MAX}^{(2,3)}$	105	125	100	120	95	115	mA
$I_{SB3}$	Idle Power Supply Current	Device Selected, Outputs Open, $CEN \geq V_{IH}$ , $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = f_{MAX}^{(2,3)}$	60	80	60	80	60	80	mA
$I_{ZZ}$	Full Sleep Mode Supply Current	Device Selected, Outputs Open, $CEN \leq V_{IH}$ , $V_{DD} = \text{Max.}$ , $ZZ \geq V_{HD}$ $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = f_{MAX}^{(2,3)}$	40	60	40	60	40	60	mA

NOTES:

1. All values are maximum guaranteed values.  
2. At  $f = f_{MAX}$ , inputs are cycling at the maximum frequency of read cycles of  $1/t_{CYC}$ ;  $f=0$  means no input lines are changing.  
3. For I/Os  $V_{HD} = V_{DDQ} - 0.2V$ ,  $V_{LD} = 0.2V$ . For other inputs  $V_{HD} = V_{DD} - 0.2V$ ,  $V_{LD} = 0.2V$ .

5319 tbl 22

### AC Test Load




Figure 1. AC Test Load

### AC Test Conditions

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	$(V_{DD}/2)$
Output Reference Levels	$(V_{DD}/2)$
Output Load	Figure 1

5319 tbl 23




Figure 2. Lumped Capacitive Load, Typical Derating

**AC Electrical Characteristics**(V<sub>DD</sub> = 2.5V±5%, Commercial and Industrial Temperature Ranges)


Symbol	Parameter	7.5ns		8ns		8.5ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CYC</sub>	Clock Cycle Time	10	—	10.5	—	11	—	ns
t <sub>CH</sub> <sup>(1)</sup>	Clock High Pulse Width	2.5	—	2.7	—	3.0	—	ns
t <sub>CL</sub> <sup>(1)</sup>	Clock Low Pulse Width	2.5	—	2.7	—	3.0	—	ns
<b>Output Parameters</b>								
t <sub>CD</sub>	Clock High to Valid Data	—	7.5	—	8	—	8.5	ns
t <sub>CDC</sub>	Clock High to Data Change	2	—	2	—	2	—	ns
t <sub>CLZ</sub> <sup>(2,3,4)</sup>	Clock High to Output Active	3	—	3	—	3	—	ns
t <sub>CHZ</sub> <sup>(2,3,4)</sup>	Clock High to Data High-Z	—	5	—	5	—	5	ns
t <sub>OE</sub>	Output Enable Access Time	—	5	—	5	—	5	ns
t <sub>OLZ</sub> <sup>(2,3)</sup>	Output Enable Low to Data Active	0	—	0	—	0	—	ns
t <sub>OHZ</sub> <sup>(2,3)</sup>	Output Enable High to Data High-Z	—	5	—	5	—	5	ns
<b>Set Up Times</b>								
t <sub>SE</sub>	Clock Enable Setup Time	2.0	—	2.0	—	2.0	—	ns
t <sub>SA</sub>	Address Setup Time	2.0	—	2.0	—	2.0	—	ns
t <sub>SD</sub>	Data In Setup Time	2.0	—	2.0	—	2.0	—	ns
t <sub>SW</sub>	Read/Write (R/W) Setup Time	2.0	—	2.0	—	2.0	—	ns
t <sub>ADV</sub>	Advance/Load (ADV/LD) Setup Time	2.0	—	2.0	—	2.0	—	ns
t <sub>SC</sub>	Chip Enable/Select Setup Time	2.0	—	2.0	—	2.0	—	ns
t <sub>SB</sub>	Byte Write Enable (BWx) Setup Time	2.0	—	2.0	—	2.0	—	ns
<b>Hold Times</b>								
t <sub>HE</sub>	Clock Enable Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HA</sub>	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HD</sub>	Data In Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HW</sub>	Read/Write (R/W) Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HADV</sub>	Advance/Load (ADV/LD) Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HC</sub>	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HB</sub>	Byte Write Enable (BWx) Hold Time	0.5	—	0.5	—	0.5	—	ns

**NOTES:**

1. Measured as HIGH above 0.6V<sub>DD</sub> and LOW below 0.4V<sub>DD</sub>.
2. Transition is measured ±200mV from steady-state.
3. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
4. To avoid bus contention, the output buffers are designed such that t<sub>CHZ</sub> (device turn-off) is about 1ns faster than t<sub>CLZ</sub> (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because t<sub>CLZ</sub> is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 2.625V) than t<sub>CHZ</sub>, which is a Max. parameter (worse case at 70 deg. C, 2.375V).

5319 tbl 24


## **Timing Waveform of Read Cycle<sup>(1,2,3,4)</sup>**



**NOTES:**

1. Q(A1) represents the first output from the external address A1. Q(A2) represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
  2. CE<sub>1</sub> timing transitions are identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform, CE<sub>2</sub> is HIGH.
  3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
  4. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.


## Timing Waveform of Write Cycles<sup>(1,2,3,4,5)</sup>



**NOTES:**

1. D (A1) represents the first input to the external address A1. D (A2) represents the next input to the external address A2; D (A2-1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{LB0}$  input.
2. CE2 timing transitions are identical but inverted to the  $\overline{CE1}$  and  $\overline{CE2}$  signals. For example, when  $\overline{CE1}$  and  $\overline{CE2}$  are LOW on this waveform, CE2 is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
4. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
5. Individual Byte Write signals ( $\overline{BW}x$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.


## **Timing Waveform of Combined Read and Write Cycles<sup>(1,2,3)</sup>**



## NOTES:

1. Q (A<sub>1</sub>) represents the first output from the external address A<sub>1</sub>. D (A<sub>2</sub>) represents the input data to the SRAM corresponding to address A<sub>2</sub>.
  2. CE<sub>2</sub> timing transitions are identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform, CE<sub>2</sub> is HIGH.
  3. Individual Byte Write signals ( $\overline{BW}_x$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.


## Timing Waveform of CEN Operation<sup>(1,2,3,4)</sup>



### NOTES:

1. Q(A1) represents the first output from the external address A1. D(A2) represents the input data to the SRAM corresponding to address A2.
2. CE2 timing transitions are identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform, CE2 is HIGH.
3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals ( $\overline{BW}_x$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.


## Timing Waveform of CS Operation<sup>(1,2,3,4)</sup>



NOTES:

1. Q(A1) represents the first output from the external address A1. D(A1) represents the input data to the SRAM corresponding to address A3 etc.
2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform,  $CE_2$  is HIGH.
3. When either one of the Chip enables ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_2$ ) is sampled inactive at the rising clock edge, a deselect cycle is initiated. The data-bus tri-states one cycle after the initiation of the deselect cycle. This allows for any pending data transfers (reads or writes) to be completed.
4. Individual Byte Write signals ( $\overline{BW}_x$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when  $RW$  signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

## JTAG Interface Specification



M5319 drw 01

**NOTES:**

1. Device inputs = All device inputs except TDI, TMS and  $\overline{\text{TRST}}$ .
2. Device outputs = All device outputs except TDO.
3. During power up,  $\overline{\text{TRST}}$  could be driven low or not be used since the JTAG circuit resets automatically.  $\overline{\text{TRST}}$  is an optional JTAG reset.

## JTAG AC Electrical Characteristics<sup>(1,2,3,4)</sup>

Symbol	Parameter			
		Min.	Max.	Units
t <sub>CYC</sub>	JTAG Clock Input Period	100	—	ns
t <sub>CH</sub>	JTAG Clock HIGH	40	—	ns
t <sub>CL</sub>	JTAG Clock Low	40	—	ns
t <sub>R</sub>	JTAG Clock Rise Time	—	5 <sup>(1)</sup>	ns
t <sub>F</sub>	JTAG Clock Fall Time	—	5 <sup>(1)</sup>	ns
t <sub>URST</sub>	JTAG Reset	50	—	ns
t <sub>URSR</sub>	JTAG Reset Recovery	50	—	ns
t <sub>UCD</sub>	JTAG Data Output	—	20	ns
t <sub>UDC</sub>	JTAG Data Output Hold	0	—	ns
t <sub>S</sub>	JTAG Setup	25	—	ns
t <sub>H</sub>	JTAG Hold	25	—	ns

M5319 tbl 01

## Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

M5319tbl 03

**NOTE:**

1. The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

**NOTES:**

1. Guaranteed by design.
2. AC Test Load (Fig. 1) on external output signals.
3. Refer to AC Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

## JTAG Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x221, 0x223	Defines IDT part number 71T75702 and 71T75902, respectively.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

I5319tbl 02



## Available JTAG Instructions

Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs <sup>(1)</sup> . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> and outputs <sup>(1)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED	Several combinations are reserved. Do not use codes other than those identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0100
RESERVED		0101
RESERVED		0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED	Same as above.	1001
RESERVED		1010
RESERVED		1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111


I5319tbl 04

### NOTES:


1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and  $\overline{\text{TRST}}$ .

**100 Pin Thin Quad Plastic Flatpack (TQFP) Package Diagram Outline**

## 119 Ball Grid Array (BGA) Package Diagram Outline



## Timing Waveform of $\overline{OE}$ Operation<sup>(1)</sup>




5319 drw 11

**NOTE:**

1. A read operation is assumed to be in progress.

## Ordering Information



5319 drw 12

## Datasheet Document History

<u>Rev</u>	<u>Date</u>	<u>Pages</u>	<u>Description</u>
0	05/25/00		Created Advance Information Datasheet
1	08/24/01	p. 1, 25	Removed reference of BQ165 package
		p. 8	Removed page of the 165 BGA pin configuration
		p. 24	Removed page of the 165 BGA package diagram outline
2	10/16/01	p. 7	Corrected 3.3V to 2.5V in Note 3
3	12/21/01	p. 5-7	Added clarification to JTAG pins, allow for NC. Added 36M address pin locations
4	05/29/02	p. 21	Corrected 100-pin TQFP package drawing
5	06/07/02	p. 1-4,7,14,21,22	Added complete JTAG functionality.
		p. 2,14	Added notes for ZZ pin internal pulldown and ZZ leakage current.
		p. 14	Updated ISB3 power supply current from 40 to 60mA for all speeds.
6	11/19/02	p.1-26	Changed datasheet from Advanced information to final release.
7	05/23/03	p.5,6,14,15,25	Added l-temp to the datasheet.
		p.6	Updated 165 BGA table.
8	04/01/04	p.1	Updated logo with new design.
		p.5,6	Clarified ambient and case operating temperatures.
		p.7	Updated I/O pin number order for the 119 BGA.
		p.24	Updated 119BGA Package Diagram Drawing.
	02/20/09	p.25	Removed "IDT" from orderable parts number.

**CORPORATE HEADQUARTERS**

6024 Silver Creek Valley Rd  
San Jose, CA 95138

**for SALES:**

800-345-7015 or 408-284-8200  
fax: 408-284-2775  
[www.idt.com](http://www.idt.com)

**for Tech Support:**

[sramhelp@idt.com](mailto:sramhelp@idt.com)  
800-345-7015 or  
408/284-4555

The IDT logo is a registered trademark of Integrated Device Technology, Inc.