

## SSP Module Silicon/Data Sheet Errata

The PIC<sup>®</sup> microcontrollers you have received all exhibit anomalous behavior in their Synchronous Serial Port (SSP) modules, as described in this document. They otherwise conform functionally to the descriptions provided in their respective Device Data Sheets and Reference Manuals, as amended by silicon release errata for particular devices.

Users are encouraged to review the latest device data sheets and errata available for additional information concerning an individual device. These documents may be obtained directly from the Microchip corporate web site, at [www.microchip.com](http://www.microchip.com).

### Silicon Errata

These issues are expected to be resolved in future silicon revisions of the designated parts.

The silicon issues identified in this “Silicon Errata” section affect all silicon revisions of the following devices:

- PIC14000
- PIC16C62
- PIC16C62A
- PIC16C62B
- PIC16C63
- PIC16C63A
- PIC16C64
- PIC16C64A
- PIC16C65
- PIC16C65A
- PIC16C65B
- PIC16C66
- PIC16C67
- PIC16C717
- PIC16C72
- PIC16C72A
- PIC16C73
- PIC16C73A
- PIC16C73B
- PIC16C74
- PIC16C74A
- PIC16C74B
- PIC16C76
- PIC16C77
- PIC16C923
- PIC16C924
- PIC16C925
- PIC16C926
- PIC16CR62
- PIC16CR63
- PIC16CR64
- PIC16CR65
- PIC16CR72
- PIC16CR72A
- PIC16F72
- PIC16F73
- PIC16F74
- PIC16F76
- PIC16F77
- PIC16F87
- PIC16F88
- PIC16F818
- PIC16F819
- PIC18F2331
- PIC18F2431
- PIC18F4331
- PIC18F4431

### 1. Module: I<sup>2</sup>C™ (Slave Mode)

In its current implementation, the module may fail to correctly recognize certain Repeated Start conditions. For this discussion, a Repeated Start is defined as a Start condition presented to the bus after an initial valid Start condition has been recognized and the Start status bit (SSPSTAT<3>) has been set and before a valid Stop condition is received.

If a Repeated Start is not recognized, a loss of synchronization between the Master and Slave may occur; the condition may continue until the module is reset. A NACK condition, generated by the Slave for any reason, will not reset the module.

This failure has been observed only under two circumstances:

- A Repeated Start occurs within the frame of a data or address byte. The unexpected Start condition may be erroneously interpreted as a data bit, provided that the required conditions for setup and hold times are met.
- A Repeated Start condition occurs between two back-to-back slave address matches in the same Slave, with the R/W bit set to Read (= 1) in both cases. (This circumstance is regarded as being unlikely in normal operation.)

#### Work around

A time-out routine should be used to monitor the module’s operation. The timer is enabled upon the receipt of a valid Start condition; if a time-out occurs, the module is reset. The length of the time-out period will vary from application to application and will need to be determined by the user.

Two methods are suggested to reset the module:

1. Change the mode of the module to something other than the desired mode by changing the settings of bits, SSPM3:SSPM0 (SSPCON<3:0>); then, change the bits back to the desired configuration.
2. Disable the module by clearing the SSPEN bit (SSPCON<5>); then, re-enable the module by setting the bit.

Other methods may be available.

# SSP MODULE

## Clarifications/Corrections to the Data Sheets

### 1. Module: SSP (SPI Mode)

**Note:** This correction applies to the Data Sheets for the following devices:

- PIC16C62B/72A (DS35008B)
- PIC16C63A/65B/73B/74B (DS30605C)
- PIC16C923/924 (DS30444E)
- PIC16C925/926 (DS39544A)
- PIC16F72 (DS39597B)
- PIC16F73/74/76/77 (DS30325B)
- PIC18F2331/2431/4331/4431 (DS39616B)

In addition, this clarification applies only to the following devices in the PIC16C6X Data Sheet (DS30234D):

- PIC16C66
- PIC16C67

In addition, this clarification applies only to the following devices in the PIC16C7X Data Sheet (DS30390E):

- PIC16C76
- PIC16C77

Any devices not explicitly listed in this section do not implement SPI mode and are not affected by this clarification.

The description of the operation of the CKE bit (SSPSTAT<6>) is clarified. Please substitute the description in Register 1, below, for all occurrences of the existing text for the SSPSTAT register, bit 6 (new text in **bold**).

**Note:** This text refers only to the operation of the CKE bit in SPI mode; its operation in I<sup>2</sup>C mode is unchanged.

### 2. Module: SSP (SPI Slave Mode)

**Note:** This correction applies to the Data Sheets for the following devices:

- PIC16C6X (DS30234D), **except** PIC16C61 (does not implement the SSP module)
- PIC16C62B/72A (DS35008B)
- PIC16C63A/65B/73B/74B (DS30605C)
- PIC16C72/73/73A/74/74A/76/77 (DS30390E)
- PIC16C923/924 (DS30444E)
- PIC16C925/926 (DS39544A)
- PIC16F72 (DS39597B)
- PIC16F73/74/76/77 (DS30325B)
- PIC18F2331/2431/4331/4431 (DS39616B)

Any other devices not explicitly listed in this section do not implement SPI mode and are not affected by this clarification.

The description of the operation of SPI Slave mode is clarified as follows:

Before enabling the module in SPI Slave mode, the state of the clock line (SCK) must match the polarity selected for the Idle state. The clock line can be observed by reading the SCK pin. The polarity of the Idle state is determined by the CKP bit (SSPCON<4>).

This foregoing text should be added to the appropriate subsections of the “SSP Module” chapter, entitled “SPI Mode” and read in context with any discussions of SPI Slave mode.

In the case of DS30234D, the text applies to both implementations of SPI mode, as described in Sections 11.2 and 11.3.

## REGISTER 1: SSPSTAT: SSP STATUS REGISTER (EXCERPT)

bit 6      **CKE:** SPI Clock Edge Select bit

1 = **Transmit occurs on transition from active to Idle clock state**

0 = **Transmit occurs on transition from Idle to active clock state**

**Note:** Polarity of clock state is set by the CKP bit (SSPCON<4>).

## 3. Module: SSP (I<sup>2</sup>C Mode)

**Note:** This correction applies to the Data Sheets for the following devices:

- PIC14000 (DS40122B)
- PIC16C6X (DS30234D) except PIC16C61 (does not implement SSP module)
- PIC16C62B/72A (DS35008B)
- PIC16C63A/65B/73B/74B (DS30605C)
- PIC16C72/73/73A/74/74A/76/77 (DS30390E)
- PIC16C923/924 (DS30444E)
- PIC16C925/926 (DS39544A)
- PIC16F72 (DS39597B)
- PIC16F73/74/76/77 (DS30325B)

The description of the I<sup>2</sup>C pins related to the TRIS bits is clarified. To ensure proper communication of the I<sup>2</sup>C Slave mode, the TRIS bits (TRISx [SDA, SCL]) corresponding to the I<sup>2</sup>C pins must be set to '1'. If any TRIS bits (TRISx<7:0>) of the port containing the I<sup>2</sup>C pins (PORTx [SDA, SCL]) are changed in software during I<sup>2</sup>C communication using a Read-Modify-Write instruction (BSF, BCF), then the I<sup>2</sup>C mode may stop functioning properly and I<sup>2</sup>C communication may suspend. Do not change any of the TRISx bits (TRIS bits of the port containing the I<sup>2</sup>C pins) using the instruction BSF or BCF during I<sup>2</sup>C communication. If it is absolutely necessary to change the TRISx bits during communication, the following method can be used:

```
MOVWF    TRISC, W        ; Example for a 40-pin part such as the PIC16F73
IORLW    0x18             ; Ensures <4:3> bits are '11'
ANDLW    B'11111001'     ; Sets <2:1> as output, but will not alter other bits
                                ; User can use their own logic here, such as IORLW, XORLW and ANDLW
MOVWF    TRISC
```

# SSP MODULE

---

## REVISION HISTORY

### Revision A Document (7/2002):

Original version (I<sup>2</sup>C Slave Issue).

### Revision B Document (1/2003):

Clarification of original issue to include Restart conditions. Addition of data sheet clarification 1 (SPI Mode, CKE bit).

### Revision C Document (3/2003):

Addition of data sheet clarification 2 (SPI Slave Mode, operation).

### Revision D Document (9/2004):

Updated list of affected devices for silicon issue 1 (I<sup>2</sup>C – Slave Mode) and 2 (SSP – SPI, Slave Mode), removed silicon issue 3 (I<sup>2</sup>C – Slave Mode). Updated list of affected devices for data sheet clarification 1 (SSP – SPI Mode) and 2 (SSP – SPI Slave Mode). Added data sheet clarification 3 (SSP – I<sup>2</sup>C Mode).

### Revision E Document (7/2006):

Removed silicon issue 2 (SSP – SPI Slave Mode).

### Revision F Document (2/2007):

Added four devices to list of devices affected by the silicon errata and clarified the related language.

---

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

**Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

**QUALITY MANAGEMENT SYSTEM  
CERTIFIED BY DNV  
== ISO/TS 16949:2002 ==**

*Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



---

---

## WORLDWIDE SALES AND SERVICE

---

---

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://support.microchip.com>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

**Kokomo**  
Kokomo, IN  
Tel: 765-864-8360  
Fax: 765-864-8387

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Santa Clara**  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

**Toronto**  
Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8528-2100  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Fuzhou**  
Tel: 86-591-8750-3506  
Fax: 86-591-8750-3521

**China - Hong Kong SAR**  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

**China - Shunde**  
Tel: 86-757-2839-5507  
Fax: 86-757-2839-5571

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7250  
Fax: 86-29-8833-7256

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-4182-8400  
Fax: 91-80-4182-8422

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

**Japan - Yokohama**  
Tel: 81-45-471-6166  
Fax: 81-45-471-6122

**Korea - Gumi**  
Tel: 82-54-473-4301  
Fax: 82-54-473-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Penang**  
Tel: 60-4-646-8870  
Fax: 60-4-646-5086

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-572-9526  
Fax: 886-3-572-6459

**Taiwan - Kaohsiung**  
Tel: 886-7-536-4818  
Fax: 886-7-536-4803

**Taiwan - Taipei**  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820