

High-Performance DrMOS

6 mm x 6 mm x 0.8 mm IQFN

TDA21220

Data Sheet

Revision 2.5, 2013-01-07

Power Management and Multimarket

Edition 2013-01-07
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2013 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision Histo	ry							
Page or Item	Page or Item Subjects (major changes since previous revision)							
Revision 2.5, 2	013-01-07							
	Updated page 4							

Trademarks of Infineon Technologies AG

AURIX™, BlueMoon™, C166™, CanPak™, CIPOS™, CIPURSE™, COMNEON™, EconoPack™, CoolMos™, CoolSet™, Corecontrol™, Crossave™, Dave™, EasyPim™, EconoBridge™, EconoDual™, EconoPim™, EiceDriver™, eupec™, Fcos™, Hitfet™, HybridPack™, I²rf™, Isoface™, Isopack™, Mipaq™, Modstack™, my-d™, Novalithic™, Omnitune™, OptiMos™, Origa™, Primapack™, Primastack™, Pro-sil™, Profet™, Rasic™, Reversave™, Satric™, Sieget™, Sindrion™, Sipmos™, Smartlewis™, Solid Flash™, Tempfet™, thinq!™, Trenchstop™, Tricore™, X-Gold™, X-Pmu™, Xmm™, Xposys™.

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-ig™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex

Last Trademarks Update 2010-10-26



1 Applications

- Desktop and Server VR11.X and VR12.X buck-converter
- Network and Telecom processor VR
- Single Phase and Multiphase POL
- CPU/GPU Regulation in Notebook, Desktop Graphics Cards, DDR Memory, Graphic Memory
- High Power Density Voltage Regulator Modules (VRM).

2 Features

- Compliant to Intel[®] VR12.X Driver and Mosfets Module (DrMOS) for Desktop/Server Applications
- For synchronous Buck step down voltage applications
- Maximum average current of 50 A
- Power MOSFETs rated 25 V for safe operation under all conditions
- Extremely fast switching technology for improved performance at high switching frequencies (> 1 MHz)
- Remote driver disable function
- Switch modulation (SMOD#) of low side MOSFET
- Includes bootstrap diode
- Undervoltage lockout
- Shoot through protection
- +5 V high side and low side MOSFETs driving voltage
- Compatible to standard +3.3 V PWM controller integrated circuits
- Tri-state PWM input functionality
- Small package: IQFN40 (6 x 6 x 0.8 mm³)
- RoHS compliant

Table 1 Product Identification

Part Number	Temp Range	Package	Marking
TDA21220	-25 to 125 °C	6 x 6 x 0.8 mm ³ PG-IQFN-40-1	TDA21220



Figure 1 Picture of the product



3 Description

3.1 Pinout




Figure 2 Pinout, numbering and name of pins (transparent top view)

Note: Signals marked with "#" at the end are active low signals.

Table 2 I/O Signals

Pin No.	Name	Pin Type	Buffer Type	Function
1	SMOD#	1	+3.3 V logic	Low Side gate disable
				When SMOD# is "low" the GL is "off"
6	GH	0	Analog	High side gate signal
				Monitoring of high side MOSFET gate
7	PHASE	1	Analog	Switch node (reference for Boot voltage)
				internally connected to VSWH pin, connect to BOOT capacitor
4	BOOT	1	Analog	Bootstrap voltage pin
				Connect to BOOT capacitor
15, 29 to 35,	VSWH	0	Analog	Switch node output
VSWH pad				High current output switching node
36	GL	0	Analog	Low side gate signal
				Monitoring of low side MOSFET gate
39	DISB#	1	+3.3 V logic	Disable signal (active low)
				Connect to GND to disable the IC.
40	PWM	1	+3.3 V logic	PWM drive logic input
				The tri-state PWM input is compatible with 3.3 V.



Description

Table 3 Power Supply

Pin No.	Name	Pin Type	Buffer Type	Function
2	VCIN	POWER	_	Logic supply voltage
				5 V bias voltage for the internal logic
3	VDRV	POWER	_	FET gate supply voltage
				High and low side MOSFETs gate drive supply
9 to 14, Vin pad	VIN	POWER	_	Input voltage
				Supply of the drain of the high side MOSFET

Table 4 Ground Pins

Pin No.	Name	Pin Type	Buffer Type	Function
5, 37, CGND pad	CGND	GND	_	Control signal ground
				Should be connected to PGND externally
16 to 28	PGND	GND	_	Power ground
				All these pins must be connected to the power GND plane through multiple low inductance vias.

Table 5 Not Connected

Pin No.	Name	Pin Type	Buffer Type	Function				
8, 38	NC	_	_	No internal connection				
				Leave pin floating or tie to GND.				



3.2 General Description

The Infineon TDA21220 is a multichip module that incorporates Infineon's premier MOSFET technology for a single high side and a single low side MOSFET coupled with a robust, high performance, high switching frequency gate driver in a single 40 pin QFN package. The optimized gate timing allows for significant light load efficiency improvements over discrete solutions. State of the art MOSFET technology provides exceptional full load performance.

When combined with the Infineon's family of digital multiphase controllers, the TDA21220 forms a complete core-voltage regulator solution for advanced micro and graphics processors as well as point-of-load applications.

The TDA21220 is pin to pin compatible and compliant with the Intel 6x6 DrMOS specification. The device package height is only 0.8 mm, and is an excellent choice for applications with critical height limitations.




Figure 3 Simplified Block Diagram



4 Electrical Specification

4.1 Absolute Maximum Ratings

Note: $T_{Ambient} = 25$ °C

Stresses above those listed in Table 6 "Absolute Maximum Ratings" may cause permanent damage to the device. These are absolute stress ratings only and operation of the device is not implied or recommended at these or any other conditions in excess of those given in the operational sections of this specification. Exposure to the absolute maximum ratings for extended periods may adversely affect the operation and reliability of the device.

Table 6 Absolute Maximum Ratings

Parameter	Symbol		Values	3	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Frequency of the PWM input	f _{SW}	_	_	1.2	MHz	_
Maximum average load current	I _{OUT}	_	_	50	Α	_
Input Voltage	V _{IN} (DC)	-0.30	_	25	V	_
Logic supply voltage	V _{CIN} (DC)	-0.30	_	6.0		_
High and Low side driver voltage	V _{DRV} (DC)	-0.30	_	6.0		_
Switch node voltage	V _{SWH} (DC)	-1	_	25		_
	V _{SWH} (AC)	-10 ¹	_	25		_
PHASE node voltage	V _{PHASE} (DC)	-1	_	25		_
	V _{PHASE} (AC)	-10	_	25		_
BOOT voltage	V _{BOOT} (DC)	-0.3	_	31.5		_
	V _{BOOT} (AC)	-1 ¹	_	31.5		_
	V _{BOOT-PHASE} (DC)	-1	-	6.0		_
SMOD# voltage	V _{SMOD#} (DC)	-0.3	_	5.5		_
DISB# voltage	V _{DISB} ²	-0.3	_	5.5		_
PWM voltage	V _{PWM} ²	-0.3	_	5.5		_
Junction temperature	T _{Jmax}	-40	_	150	°C	_
Storage temperature	T _{STG}	-55	_	150		_

Note: All rated voltages are relative to voltages on the CGND and PGND pins unless otherwise specified.

Data Sheet 8 Revision 2.5, 2013-01-07

¹ AC is limited to 10 ns

² Latch Up class II- Level B (Jedec 78). Please refer to Quality Report for details.





4.2 Thermal Characteristics

Table 7 Thermal Characteristics

Parameter	Symbol	Values		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.			
Thermal resistance, junction-soldering point ¹	$\theta_{ m JS}$	_	5	-	K/W	-	
Thermal resistance, junction-top of package	θ_{Jtop}	_	20	_		-	

4.3 Recommended Operating Conditions and Electrical Characteristics

Note: $V_{DRV} = V_{CIN} = 5 \text{ V}$, $T_{Ambient} = 25 ^{\circ}\text{C}$ (conditions for table 8 through table 12 unless otherwise specified)

Table 8 Recommended Operating Conditions

Parameter	Symbol		Values	S	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Input voltage	V _{IN}	5	_	16	V	_	
MOSFET driver voltage	V_{DRV}	4.5	5	5.5		_	
Logic supply voltage	V _{CIN}	4.5	5	5.5		V_{CIN} rising,3.3V to 3.9V: $dv_{CIN}/dt > 300V/s$	
Junction temperature	T _{jOP}	-25	_	125	°C	_	

Table 9 Voltage Supply And Biasing Current

Parameter	Symbol		Values	;	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Driver current	I _{VDRV_300kHz}	_	10	_	mA	DISB# = 5 V, f _{SW} = 300 kHz	
	I _{VDRV_PWML}	-	25	_	μΑ	DISB# = 5 V, PWM = 0 V	
IC current (control)	I _{VCIN_PWML}	_	400	_		DISB# = 5 V, PWM = 0 V SMOD# = Open	
	I _{VCIN_O}		500	-		DISB# = 5 V, PWM = Open SMOD# = Open	
IC quiescent	I _{VCIN} +I _{VDRV}	_	_	550		DISB# = 0 V	
UVLO rising	V_{UVLO_R}	2.9	3.5	3.9	V	V_{CIN} rising,3.3V to 3.9V: $dv_{CIN}/dt > 300V/s$	
UVLO falling	V_{UVLO_F}	2.5	3.1	3.3		VCIN falling	

Data Sheet 9 Revision 2.5, 2013-01-07

¹ The junction-soldering point is referred to the VSWH bottom exposed pad.



Electrical Specification

Table 10 Logic Inputs And Threshold

Paramet	Parameter			Values	;	Unit	Note / Test Condition
			Min.	Тур.	Max.		
DISB#	Input low	V_{DISB_L}	0.7	1.1	1.3	V	V _{DISB} falling
	Input high	V _{DISB_H}	1.9	2.1	2.4		V _{DISB} rising
	Sink current	I _{DISB}	_	2	_	μΑ	V _{DISB} = 1 V
SMOD#	Input low	V _{SMOD#_L}	0.7	1.1	1.3	V	V _{SMOD#} falling
	Input high	V _{SMOD#_H}	1.9	2.1	2.4		V _{SMOD#} rising
	Open voltage	V _{SMOD#_O}	_	3.0	_		_
	Sink current	I _{SMOD#}	_	-8	_	μΑ	V _{SMOD#} = 1 V
PWM	Input low	V_{PWM_L}	_	_	0.7	V	V _{PWM} falling
	Input high	V_{PWM_H}	2.4	-	_		V _{PWM} rising
	Input resistance	R _{IN-PWM}	3	5	7	kΩ	V _{PWM} = 1 V
	Open voltage	V_{PWM_O}	_	1.5	_	V	V _{PWM_O}
	Tristate shutdown window ¹	V_{PWM_S}	1.2	1	1.9		_

Table 11 Timing Characteristics

Parameter	Symbol	Values		Values Unit		Note / Test Condition
		Min.	Тур.	Max.		
Tri-State to GL/GH rising delay	t_pts	_	15	_	ns	GH, GL unloaded
GL Shutdown Hold-Off time	t_GLtsshd	_	150	_		
GH Shutdown Hold-Off time	t_GHtsshd	_	85	_		
GH Turn-on propagation delay	t_pdhu	_	15	_		
GH Turn-off propagation delay	t_pdlu	_	20	_		
GL Turn-on propagation delay	t_pdhl	_	20	_		
GL Turn-off propagation delay	t_pdll	_	10	_		
DISB# Turn-off propagation delay falling	t_pdl_DISB	_	20	_		
DISB# Turn-on propagation delay rising	t_pdh_DISB		20	_		
PWM minimum pulse width high side	ton_min_PWM	_	25	_		
PWM minimum off time	toff_min_PWM	65	_	_		

Data Sheet 10 Revision 2.5, 2013-01-07

¹ Maximum voltage range for tri-state



Electrical Specification

Table 12 Recommended Operation Timing

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions
SMOD# rising to PWM rising edge set-up time	t_surll	-	20	-	ns	
SMOD# falling to PWM falling edge hold time	t_hfll	-	20	-		

Time t_surll is a recommended maximum time between SMOD# disabling and PWM going high to prevent the LS-MOSFET from turning on prior to its immediate turn-off.

Time t_hfll is a recommended maximum time between PWM falling and SMOD# enabling to prevent the LS-MOSFET from turning on prior to its immediate turn-off.



5 Theory of Operation

The TDA21220 incorporates a high performance gate driver, one high side power MOSFET and one low side power MOSFET in a single 40 lead QFN package. The advantages of this arrangement are found in the areas of increased performance, increased efficiency and lower overall package and layout inductance. This module is ideal for use in Synchronous Buck Regulators.

The power MOSFETs are optimized for 5 V gate drive enabling excellent high load and light load efficiency. The gate driver is a robust high-performance driver rated at the switching node for DC voltages ranging from -1 V to +25 V. The power density for transmitted power of this approach is approximately 40 W within a 36 mm² area.

5.1 Driver Characteristics

The gate driver of the TDA21220 has two voltage inputs, VCIN and VDRV. VCIN is the logic supply for the driver. VDRV sets the driving voltage for the high side and low side MOSFETs. The reference for the gate driver control circuit (VCIN) is CGND. To decouple the sensitive control circuitry (logic supply) from a noisy environment a ceramic capacitor must be placed between VCIN and CGND close to the pins. VDRV also needs to be decoupled using a ceramic capacitor (MLCC) between VDRV and PGND in close proximity to the pins. PGND serves as reference for the power circuitry including the driver output stage.

Referring to Figure 3 (Block Diagram), VCIN is internally connected to the UVLO (undervoltage-lockout) circuit and for VCIN voltages less than required for proper circuit operation will provide shut-down. VDRV supplies the floating high side drive – consisting of an active boot circuit - and the low-side drive circuit. A second UVLO circuitry, sensing the BOOT voltage level, is implemented to prevent false GH turn on during insufficient power supply level condition (BOOT cap charging/discharging sequence). During an undervoltage event GH and GL will both be driven low. In addition, a 500 k Ω pull-down resistor is placed from gate to source at both FETs.




Figure 4 Internal output signal from UVLO unit



5.2 Inputs to the Internal Control Circuits

The PWM is the control input to the IC from an external PWM controller and is compatible with 3.3 V.

The PWM input has tri-state functionality. When the voltage remains in the specified PWM-shutdown-window for at least the PWM-shutdown-holdoff time (t_GLtsshd, t_GHtsshd) the operation will be suspended by keeping both MOSFET gate outputs low. Once left open, the pin is held internally at a level of $V_{PWM O} = 1.5 \text{ V}$ level.

Table 13 PWM Pin Functionality

PWM logic level	Driver output			
Low	GL= High, GH = Low			
High	GL = Low, GH = High			
Open (left floating, or high impedance)	GL = Low, GH = Low			

Once a logic "high" spike has been captured the PWM logic will prolongate the logic "high" state to the minimum of t_on_min_PWM. Equivalently, once a logic "low" spike has been captured the PWM logic will prolongate the logic "low" state to the minimum of t_off_min_PWM.

Using a wide range VCIN power supply (from 4.5 V to 5.5 V) causes a shifting in the threshold voltages for the following parameters: V_{PMW_O} , V_{PWM_H} , V_{PWM_L} , V_{PWM_S} . The typical behavior of these thresholds over VCIN voltage variation is shown in the following graph:




Figure 5 Variation of PWM Levels versus VCIN Logic Supply Voltage



Theory of Operation

VCIN requires a minimum dv/dt of 300V/s in the vicinity of the UVLO threshold to prevent the driver logic from emitting any gate drive glitches.

The **DISB#** is an active low signal. When pulled low, the power stage is disabled. The disable pin is being held low internally during the thermal shut down condition.

Table 14 DISB# Pin Functionality

DISB# logic level	Driver output			
Low	Shutdown : GL = GH = Low			
High	Enable : GL = GH = Active			
Open (left floating, or high impedance)	Shutdown : GL = GH = Low			

The **SMOD#** feature is provided to disable the low-side MOSFET during active operation. When synchronized with the PWM signal, **SMOD#** can be used to improve light load efficiency by saving the gate charge loss of the low-side MOSFET. Once left open, the pin is internally fixed to $V_{SMOD#\ O} = 3\ V$ level.

Table 15 SMOD# Pin Functionality

SMOD# logic level	Driver output
Low	Shutdown: GL = Low, GH = PWM
High	Enable : GL = GH = Active
Open (left floating, or High impedance)	Enable : GL = GH = Active

5.3 Shoot Through Protection

The TDA21220 driver includes gate drive functionality to protect against shoot through. In order to protect the power stage from overlap, both high side and low side MOSFETs being on at the same time, the adaptive control circuitry monitors the voltage at the "VSWH" pin. When the PWM signal transitions to low, the high side MOSFET will begin to turn off after the propagation delay time t_pdlu. When V_{GS} of the high side MOSFET is discharged below 1 V (a threshold below which the high side MOSFET is off), a secondary delay t_pdhl is initiated. After that delay the low side MOSFET turns on regardless of the state of the "VSWH" pin. It ensures that the converter can sink current efficiently and the bootstrap capacitor will be refreshed appropriately during each switching cycle. See Figure 9 for more detail.

GH and GL are monitoring pins to check the internal gate drive signals.

Theory of Operation

5.4 Safe Operating Area

The maximum load current versus the temperature of the PCB (below the device) is given below:




Figure 6 Safe Operating Area (Condition: $V_{IN} = 12 \text{ V}$, $V_{OUT} = 1.2 \text{ V}$, $f_{SW} = 362 \text{ kHz}$)



6 Application

6.1 Implementation




Figure 7 Pin Interconnection Outline (transparent top view)

Note:

- 1. Pin PHASE is internally connected to VSWH node
- 2. It is recommended to place a RC filter between VCIN and VDRV as shown.
- 3. During power-up and down sequences, the PWM signal must be either low or tri-state (open voltage), but never high, in order to avoid uncontrolled output voltage.



6.2 Typical Application




Figure 8 Four-phase voltage regulator - typical application (simplified schematic)



7 Gate Driver Timing Diagram




Figure 9 Adaptive Gate Driver Timing Diagram




Figure 10 DISB# Timing Diagram

Gate Driver Timing Diagram




Figure 11 SMOD# Timing Diagram




Figure 12 SMOD# Timing Diagram



8 Performance Curves – Typical Data

8.1 Efficiency and Power Loss versus VOUT

Operating conditions (unless otherwise specified): VIN = +12 V, VCIN = VDRV = +5 V, VOUT = 0.8 V to 1.6 V, f_{SW} = 362 kHz, 210 nH inductor (Cooper-FPI1108, DCR (typ.) = 0.29 m Ω) T_A = 25 °C, load line = 0 m Ω , airflow = 100 LFM, no heatsink. Efficiency and power loss reported herein include only TDA21220 losses. Data are taken after thermal equilibrium (~ 10 min for each current step) with unit in temperature chamber.




Figure 13 Efficiency vs. output current, VOUT as parameter






Figure 14 Power loss vs. output current , VOUT as parameter

8.2 Efficiency and Power Loss versus VIN

Operating conditions (unless otherwise specified): VIN = +10/12/14 V, VCIN = VDRV = +5 V, VOUT = 1.2 V, f_{SW} = 362 kHz, 210 nH inductor (Cooper-FPI1108, DCR (typ) = 0.29 m Ω) T_A = 25 °C, load line = 0 m Ω , airflow = 100 LFM, no heatsink. Efficiency and power loss reported herein include only TDA21220 losses. Data are taken after thermal equilibrium (~ 10 min for each current step) with unit in temperature chamber.




Figure 15 Efficiency vs. output current , VIN as parameter






Figure 16 Power loss vs. output current with VIN as parameter



8.3 Efficiency and Power Loss versus Switching Frequency

Operating conditions (unless otherwise specified): VIN = +12 V, VCIN = VDRV= +5 V, VOUT = 1.2 V, f_{SW} = 296 kHz to f_{SW} = 592 kHz, 210 nH inductor (Cooper-FPI1108, DCR (typ) =0.29 m Ω) T_A = 25 °C, load line = 0 m Ω , airflow = 100 LFM, no heatsink. Efficiency and power loss reported herein include only TDA21220 losses. Data are taken after thermal equilibrium (~ 10 min for each current step) with unit in temperature chamber.




Figure 17 Efficiency vs. output current, switching frequency as parameter






Figure 18 Power loss vs. output current, switching frequency as parameter



8.4 Driver Current versus Switching Frequency

Operating conditions (unless otherwise specified): VIN = +12 V, VCIN = VDRV = + 5 V, VOUT = 1.2 V, from f_{SW} = 296 kHz to f_{SW} = 592 kHz, 210 nH inductor (Cooper-FPI1108, DCR (typ) = 0.29 m Ω) T_A = 25 °C, load line = 0 m Ω , airflow = 100 LFM, no heatsink. Efficiency and power loss reported herein includes only TDA21220 losses. Data are taken after thermal equilibrium (~ 10 min for each current step) with unit in temperature chamber.




Figure 19 Driver current vs. switching frequency



9 Mechanical Drawing




Figure 20 Mechanical Dimensions






Figure 21 Footprint and solder stencil recommendations

Attention: The recommended stencil height is 120 µm.

Assembly recommendations can be found in this document:

[&]quot;Recommendations for Printed Circuit Board Assembly of Infineon PG-IQFN Packages"




Figure 22 Marking definition

www.infineon.com