


Data Sheet May 4, 2007 FN7000.3

Dual V_{COM} Amplifier & Gamma Reference Buffer

The EL5128 integrates two V_{COM} amplifiers with a single gamma reference buffer. Operating on supplies ranging from 5V to 15V, while consuming only 2.0mA, the EL5128 has a bandwidth of 12MHz (-3dB) and provides common mode input ability beyond the supply rails, as well as rail-to-rail output capability. This enables the amplifier to offer maximum dynamic range at any supply voltage. The EL5128 also features fast slewing and settling times, as well as a high output drive capability of 30mA (sink and source).

The EL5128 is targeted at TFT-LCD applications, including notebook panels, monitors, and LCD-TVs. It is available in the 10 Ld MSOP package and is specified for operation over the -40°C to +85°C temperature range.

Pinout



Features

- Dual V_{COM} amplifier
- · Single gamma reference buffer
- 12MHz -3dB bandwidth
- Supply voltage = 4.5V to 16.5V
- Low supply current = 2.0mA
- High slew rate = 10V/µs
- · Unity-gain stable
- Beyond the rails input capability
- · Rail-to-rail output swing
- · Ultra-small package
- · Pb-Free Plus Anneal Available (RoHS Compliant)

Applications

- TFT-LCD drive circuits
- Notebook displays
- · LCD desktop monitors
- LCD-TVs

Ordering Information

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #
EL5128CY	2	-	10 Ld MSOP (3.0mm)	MDP0043
EL5128CY-T7	2	7"	10 Ld MSOP (3.0mm)	MDP0043
EL5128CY-T13	2	13"	10 Ld MSOP (3.0mm)	MDP0043
EL5128CYZ (Note)	BAAAA	-	10 Ld MSOP (3.0mm) (Pb-free)	MDP0043
EL5128CYZ-T7 (Note)	BAAAA	7"	10 Ld MSOP (3.0mm) (Pb-free)	MDP0043
EL5128CYZ-T13 (Note)	BAAAA	13"	10 Ld MSOP (3.0mm) (Pb-free)	MDP0043

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings (T_A = +25°C)

Thermal information

Storage Temperature
Ambient Operating Temperature40°C to +85°C
Power Dissipation See Curves
Pb-free reflow profile see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications $V_S+=+5V$, $V_{S^-}=-5V$, $R_L=10k\Omega$ and $C_L=10pF$ to 0V, $T_A=+25^{\circ}C$ Unless Otherwise Specified

PARAMETER	DESCRIPTION CONDITION		MIN	TYP	MAX	UNIT
INPUT CHARAC	CTERISTICS		'			
Vos	Input Offset Voltage	V _{CM} = 0V		2	12	mV
TCV _{OS}	Average Offset Voltage Drift	(Note 1)		5		μV/°C
I _B	Input Bias Current	V _{CM} = 0V		2	50	nA
R _{IN}	Input Impedance			1		GΩ
C _{IN}	Input Capacitance			1.35		pF
CMIR	Common-Mode Input Range	(V _{COM} amps)	-5.5		+5.5	V
CMRR	Common-Mode Rejection Ratio	(V $_{\rm COM}$ amps) for V $_{\rm IN}$ from -5.5V to +5.5V	50	70		dB
A _{VOL}	Open-Loop Gain	$-4.5V \le V_{OUT} \le +4.5V (V_{COM} \text{ amps})$	75	95		dB
AV	Voltage Gain	$-4.5V \le V_{OUT} \le +4.5V$	0.995		1.005	V/V
OUTPUT CHAR	ACTERISTICS		-			
V _{OL}	Output Swing Low	I _L = -5mA		-4.92	-4.85	V
V _{OH}	Output Swing High	I _L = 5mA	4.85	4.92		V
I _{SC}	Short Circuit Current			±120		mA
lout	Output Current			±30		mA
POWER SUPPL	Y PERFORMANCE					
PSRR	Power Supply Rejection Ratio	V _S is moved from ±2.25V to ±7.75V	60	80		dB
Is	Supply Current (per amplifier)	No load		660	1000	μΑ
DYNAMIC PER	FORMANCE					
SR	Slew Rate (Note 2)	$-4.0V \le V_{OUT} \le +4.0V$, 20% to 80%		10		V/µs
ts	Settling to $+0.1\%$ (A _V = $+1$)	$(A_V = +1)$, $V_O = 2V$ step		500		ns
BW	-3dB Bandwidth	$R_L = 10k\Omega$, $C_L = 10pF$		12		MHz
GBWP	Gain-Bandwidth Product	$R_L = 10k\Omega$, $C_L = 10pF$ (V_{COM} amps)		8		MHz
PM	Phase Margin	$R_L = 10k\Omega$, $C_L = 10pF$ (V_{COM} amps)		50		0
CS	Channel Separation	f = 5MHz		75		dB

NOTES:

- 1. Measured over operating temperature range.
- 2. Slew rate is measured on rising and falling edges.

 $\textbf{Electrical Specifications} \hspace{0.5cm} V_{S^{+}} = +5V, \hspace{0.5cm} V_{S^{-}} = 0V, \hspace{0.5cm} R_{L} = 10k\Omega \hspace{0.5cm} \text{and} \hspace{0.5cm} C_{L} = 10pF \hspace{0.5cm} \text{to} \hspace{0.5cm} 2.5V, \hspace{0.5cm} T_{A} = +25^{\circ}C \hspace{0.5cm} \text{Unless Otherwise Specified} \\ \hspace{0.5cm} P_{S^{+}} = +5V, \hspace{0.5cm} V_{S^{+}} = +5V, \hspace{0.5cm} V_{S^{+}} = 10k\Omega \hspace{0.5cm} \text{and} \hspace{0.5cm} C_{L} = 10pF \hspace{0.5cm} \text{to} \hspace{0.5cm} 2.5V, \hspace{0.5cm} T_{A} = +25^{\circ}C \hspace{0.5cm} \text{Unless Otherwise Specified} \\ \hspace{0.5cm} P_{S^{+}} = +2V, \hspace{0.5cm}$

PARAMETER	DESCRIPTION CONDITION		MIN	TYP	MAX	UNIT
INPUT CHARAC	CTERISTICS		•		'	
Vos	Input Offset Voltage	V _{CM} = 2.5V		2	10	mV
TCV _{OS}	Average Offset Voltage Drift	(Note 3)		5		μV/°C
I _B	Input Bias Current	V _{CM} = 2.5V		2	50	nA
R _{IN}	Input Impedance			1		GΩ
C _{IN}	Input Capacitance			1.35		pF
CMIR	Common-Mode Input Range		-0.5		+5.5	V
CMRR	Common-Mode Rejection Ratio	for V _{IN} from -0.5V to +5.5V	45	66		dB
A _{VOL}	Open-Loop Gain	$0.5V \le V_{OUT} \le +4.5V$	75	95		dB
A _V	Voltage Gain	$0.5V \leq V_{OUT} \leq + 4.5V$	0.995		1.005	V/V
OUTPUT CHAR	ACTERISTICS		,		•	
V _{OL}	Output Swing Low	I _L = -5mA		80	150	mV
V _{OH}	Output Swing High	I _L = +5mA	4.85	4.92		V
I _{SC}	Short Circuit Current			±120		mA
I _{OUT}	Output Current			±30		mA
POWER SUPPL	Y PERFORMANCE		,		•	
PSRR	Power Supply Rejection Ratio	V _S is moved from 4.5V to 15.5V	60	80		dB
I _S	Supply Current (per amplifier)	No load		660	1000	μA
DYNAMIC PER	FORMANCE		-		•	
SR	Slew Rate (Note 4)	$1V \le V_{OUT} \le 4V$, 20% to 80%		10		V/µs
t _S	Settling to +0.1% ($A_V = +1$)	$(A_V = +1), V_O = 2V \text{ step}$		500		ns
BW	-3dB Bandwidth	$R_L = 10k\Omega$, $C_L = 10pF$		12		MHz
GBWP	Gain-Bandwidth Product	$R_L = 10k\Omega$, $C_L = 10pF$		8		MHz
PM	Phase Margin	$R_L = 10k\Omega$, $C_L = 10pF$		50		o
CS	Channel Separation	f = 5MHz		75		dB

NOTES:

- 3. Measured over operating temperature range.
- 4. Slew rate is measured on rising and falling edges.

3

 $\textbf{Electrical Specifications} \qquad \text{V}_{S^+} = +15 \text{V}, \ \text{V}_{S^-} = 0 \text{V}, \ \text{R}_L = 10 \text{k}\Omega \ \text{and} \ \text{C}_L = 10 \text{pF to } 7.5 \text{V}, \ \text{T}_A = +25 ^{\circ} \text{C} \ \text{Unless Otherwise Specified}$

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
INPUT CHARA	CTERISTICS		<u>'</u>	Į.	l	
Vos	Input Offset Voltage	V _{CM} = 7.5V		2	14	mV
TCVOS	Average Offset Voltage Drift	(Note 5)		5		μV/°C
I _B	Input Bias Current	V _{CM} = 7.5V		2	50	nA
R _{IN}	Input Impedance			1		GΩ
C _{IN}	Input Capacitance			1.35		pF
CMIR	Common-Mode Input Range		-0.5		+15.5	V
CMRR	Common-Mode Rejection Ratio	for V _{IN} from -0.5V to +15.5V	53	72		dB
A _{VOL}	Open-Loop Gain	$0.5V \le V_{OUT} \le 14.5V$	75	95		dB
A _V	Voltage Gain	0.5V ≤ V _{OUT} ≤ 14.5V	0.995		1.005	V/V
OUTPUT CHAR	RACTERISTICS		<u>, </u>	1		
V _{OL}	Output Swing Low	I _L = -5mA		80	150	mV
V _{OH}	Output Swing High	I _L = +5mA	14.85	14.92		V
I _{SC}	Short Circuit Current			±120		mA
lout	Output Current			±30		mA
POWER SUPPL	LY PERFORMANCE		<u>, </u>	1		
PSRR	Power Supply Rejection Ratio	V _S is moved from 4.5V to 15.5V	60	80		dB
Is	Supply Current (per amplifier)	No load		660	1000	μΑ
DYNAMIC PER	FORMANCE		<u>, </u>	1		
SR	Slew Rate (Note 6)	1V ≤ V _{OUT} ≤ 14V, 20% to 80%		10		V/µs
t _S	Settling to $+0.1\%$ (A _V = $+1$)	$(A_V = +1), V_O = 2V \text{ step}$		500		ns
BW	-3dB Bandwidth	$R_L = 10k\Omega$, $C_L = 10pF$		12		MHz
GBWP	Gain-Bandwidth Product	$R_L = 10k\Omega$, $C_L = 10pF$		8		MHz
PM	Phase Margin	$R_L = 10k\Omega$, $C_L = 10pF$		50		o
CS	Channel Separation	f = 5MHz		75		dB

NOTES:

- 5. Measured over operating temperature range.
- 6. Slew rate is measured on rising and falling edges.

Typical Performance Curves




FIGURE 1. INPUT OFFSET VOLTAGE DISTRIBUTION




FIGURE 3. INPUT OFFSET VOLTAGE vs TEMPERATURE




FIGURE 5. OUTPUT HIGH VOLTAGE vs TEMPERATURE




FIGURE 2. INPUT OFFSET VOLTAGE DRIFT




FIGURE 4. INPUT BIAS CURRENT vs TEMPERATURE




FIGURE 6. OUTPUT LOW VOLTAGE vs TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 7. OPEN-LOOP GAIN vs TEMPERATURE




FIGURE 9. SUPPLY CURRENT PER AMPLIFIER vs TEMPERATURE




FIGURE 11. OPEN LOOP GAIN AND PHASE vs FREQUENCY




FIGURE 8. SLEW RATE vs TEMPERATURE




FIGURE 10. SUPPLY CURRENT PER AMPLIFIER vs SUPPLY VOLTAGE




FIGURE 12. FREQUENCY RESPONSE FOR VARIOUS $R_{\rm L}$

Typical Performance Curves (Continued)




FIGURE 13. FREQUENCY RESPONSE FOR VARIOUS CL




FIGURE 15. MAXIMUM OUTPUT SWING vs FREQUENCY




FIGURE 17. PSRR vs FREQUENCY




FIGURE 14. CLOSED LOOP OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 16. CMRR vs FREQUENCY




FIGURE 18. INPUT VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY

Typical Performance Curves (Continued)




FIGURE 19. TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




FIGURE 21. SMALL-SIGNAL OVERSHOOT VS LOAD CAPACITANCE




FIGURE 23. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 20. CHANNEL SEPARATION vs FREQUENCY RESPONSE




FIGURE 22. SETTLING TIME vs STEP SIZE




FIGURE 24. SMALL SIGNAL TRANSIENT RESPONSE

Pin Descriptions

	_		
PIN Number	PIN NAME	PIN FUNCTION	EQUIVALENT CIRCUIT
1	VOUTA	Amplifier A Output	VS+ VS- GND VS- CIRCUIT 1
2	VINA-	Amplifier A Inverting Input	V _{S+} V _{S+} V _{S-} CIRCUIT 2
3	VINA+	Amplifier A Non-Inverting Input	(Reference Circuit 2)
4	VS+	Positive Power Supply	
5	VINC	Amplifier C	(Reference Circuit 2)
6	VOUTC	Amplifier C Output	(Reference Circuit 2)
7	VS-	Negative Power Supply	
8	VINB+	Amplifier B Non-Inverting Input	(Reference Circuit 2)
9	VINB-	Amplifier B Inverting Input	(Reference Circuit 2)
10	VOUTB	Amplifier B Output	(Reference Circuit 1)

intersil

Applications Information

Product Description

The EL5128 voltage feedback amplifier/buffer combination is fabricated using a high voltage CMOS process. It exhibits rail-to-rail input and output capability, it is unity gain stable, and has low power consumption (500 μ A per amplifier). These features make the EL5128 ideal for a wide range of general-purpose applications. Connected in voltage follower mode and driving a load of 10k Ω and 12pF, the EL5128 has a -3dB bandwidth of 12MHz while maintaining a 10V/ μ s slew rate.

Operating Voltage, Input, and Output

The EL5128 is specified with a single nominal supply voltage from 5V to 15V or a split supply with its total range from 5V to 15V. Correct operation is guaranteed for a supply range of 4.5V to 16.5V. Most EL5128 specifications are stable over both the full supply range and operating temperatures of -40°C to +85°C. Parameter variations with operating voltage and/or temperature are shown in the typical performance curves.

The input common-mode voltage range of the amplifiers extends 500mV beyond the supply rails. The output swings of the EL5128 typically extend to within 80mV of positive and negative supply rails with load currents of 5mA. Decreasing load currents will extend the output voltage range even closer to the supply rails. Figure 25 shows the input and output waveforms for the device in the unity-gain configuration. Operation is from $\pm 5 \text{V}$ supply with a $10 \text{k}\Omega$ load connected to GND. The input is a $10 \text{V}_{\text{P-P}}$ sinusoid. The output voltage is approximately $9.985 \text{V}_{\text{P-P}}$.




FIGURE 25. OPERATION WITH RAIL-TO-RAIL INPUT AND OUTPUT

Output Phase Reversal

The EL5128 is immune to phase reversal as long as the input voltage is limited from (V_{S^-}) -0.5V to (V_{S^+}) +0.5V. Figure 26 shows a photo of the output of the device with the input voltage driven beyond the supply rails. Although the device's output will not change phase, the input's overvoltage should be avoided. If an input voltage exceeds supply voltage by more than 0.6V, electrostatic protection

diodes placed in the input stage of the device begin to conduct and over-voltage damage could occur.




FIGURE 26. OPERATION WITH BEYOND-THE-RAILS INPUT

Short Circuit Current Limit

The EL5128 will limit the short circuit current to ±120mA if the output is directly shorted to the positive or the negative supply. If an output is shorted indefinitely, the power dissipation could easily increase such that the device may be damaged. Maximum reliability is maintained if the output continuous current never exceeds ±30mA. This limit is set by the design of the internal metal interconnects.

Driving Capacitive Loads

The EL5128 can drive a wide range of capacitive loads. As load capacitance increases, however, the -3dB bandwidth of the device will decrease and the peaking increase. The amplifiers drive 10pF loads in parallel with $10k\Omega$ with just 1.5dB of peaking, and 100pF with 6.4dB of peaking. If less peaking is desired in these applications, a small series resistor (usually between 5Ω and 50Ω) can be placed in series with the output. However, this will obviously reduce the gain slightly. Another method of reducing peaking is to add a "snubber" circuit at the output. A snubber is a shunt load consisting of a resistor in series with a capacitor. Values of 150Ω and 10nF are typical. The advantage of a snubber is that it does not draw any DC load current or reduce the gain.

Power Dissipation

With the high-output drive capability of the EL5128 amplifier, it is possible to exceed the 125°C "absolute-maximum junction temperature" under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if load conditions need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$\mathsf{P}_{\mathsf{DMAX}} = \frac{\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{AMAX}}}{\Theta_{\mathsf{JA}}}$$

where:

- T_{JMAX} = Maximum junction temperature
- TAMAX= Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- P_{DMAX} = Maximum power dissipation in the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads, or:

$$P_{DMAX} = \Sigma i \times [V_S \times I_{SMAX} + (V_S + - V_{OUT}i) \times I_{LOAD}i]$$

when sourcing, and:

$$P_{DMAX} = \Sigma i \times [V_S \times I_{SMAX} + (V_{OUT}i - V_S) \times I_{LOAD}i]$$

when sinking.

where:

- V_S = Total supply voltage
- I_{SMAX} = Maximum supply current per amplifier
- VOLITi = Maximum output voltage of the application
- I_{I OAD}i = Load current

If we set the two P_{DMAX} equations equal to each other, we can solve for R_{LOAD} i to avoid device overheat. Figures 27 and 28 provide a convenient way to see if the device will overheat. The maximum safe power dissipation can be found graphically, based on the package type and the ambient temperature. By using the previous equation, it is a simple matter to see if P_{DMAX} exceeds the device's power derating curves. To ensure proper operation, it is important to observe the recommended derating curves in Figures 27 and 28.




FIGURE 27. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE






FIGURE 28. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


Power Supply Bypassing and Printed Circuit Board Layout


The EL5128 can provide gain at high frequency. As with any high-frequency device, good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended, lead lengths should be as short as possible and the power supply pins must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V_S - pin is connected to ground, a $0.1\mu F$ ceramic capacitor should be placed from V_S+ to pin to V_S - pin. A $4.7\mu F$ tantalum capacitor should then be connected in parallel, placed in the region of the amplifier. One $4.7\mu F$ capacitor may be used for multiple devices. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used.

Mini SO Package Family (MSOP)









MDP0043 MINI SO PACKAGE FAMILY

	MILLIMETERS			
SYMBOL	MSOP8	MSOP10	TOLERANCE	NOTES
А	1.10	1.10	Max.	-
A1	0.10	0.10	±0.05	-
A2	0.86	0.86	±0.09	-
b	0.33	0.23	+0.07/-0.08	-
С	0.18	0.18	±0.05	-
D	3.00	3.00	±0.10	1, 3
E	4.90	4.90	±0.15	-
E1	3.00	3.00	±0.10	2, 3
е	0.65	0.50	Basic	-
L	0.55	0.55	±0.15	-
L1	0.95	0.95	Basic	-
N	8	10	Reference	-

Rev. D 2/07

NOTES:

- Plastic or metal protrusions of 0.15mm maximum per side are not included.
- Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

12