

# M16C/6B Group

User's Manual: Hardware

RENESAS MCU

M16C Family / M16C/60 SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (<http://www.renesas.com>).

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

# How to Use This Manual

## 1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual.

The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the M16C/6B Group. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Electronics Web site.

Document Type	Description	Document Title	Document No.
User's manual: Hardware	Hardware specifications (pin assignments, memory maps, peripheral function specifications, electrical characteristics, timing charts) and operation description Note: Refer to the application notes for details on using peripheral functions.	M16C/6B Group User's Manual: Hardware	This User's manual
Application note	Information on using peripheral functions and application examples Sample programs Information on writing programs in assembly language and C	Available from Renesas Electronics Web site.	
Renesas technical update	Product specifications, updates on documents, etc.		

## 2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1) Register Names, Bit Names, and Pin Names

Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word “register,” “bit,” or “pin” to distinguish the three categories.

Examples        the PM03 bit in the PM0 register  
                  P3\_5 pin, VCC pin


(2) Notation of Numbers

The indication “b” is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication “h” is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format.

Examples        Binary: 11b  
                  Hexadecimal: EFA0h  
                  Decimal: 1234

### 3. Register Notation

The symbols and terms used in register diagrams are described below.



#### 4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment Bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connect
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

# Table of Contents

SFR Page Reference .....	B - 1
<b>1. Overview .....</b>	<b>1</b>
1.1 Features .....	1
1.1.1 Applications .....	1
1.2 Specifications .....	2
1.3 Product List .....	4
1.4 Block Diagram .....	5
1.5 Pin Assignments .....	6
1.6 Pin Functions .....	10
<b>2. Central Processing Unit (CPU) .....</b>	<b>12</b>
2.1 Data Registers (R0, R1, R2 and R3) .....	12
2.2 Address Registers (A0 and A1) .....	12
2.3 Frame Base Registers (FB) .....	13
2.4 Interrupt Table Register (INTB) .....	13
2.5 Program Counter (PC) .....	13
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP) .....	13
2.7 Static Base Register (SB) .....	13
2.8 Flag Register (FLG) .....	13
2.8.1 Carry Flag (C Flag) .....	13
2.8.2 Debug Flag (D Flag) .....	13
2.8.3 Zero Flag (Z Flag) .....	13
2.8.4 Sign Flag (S Flag) .....	13
2.8.5 Register Bank Select Flag (B Flag) .....	13
2.8.6 Overflow Flag (O Flag) .....	13
2.8.7 Interrupt Enable Flag (I Flag) .....	13
2.8.8 Stack Pointer Select Flag (U Flag) .....	14
2.8.9 Processor Interrupt Priority Level (IPL) .....	14
2.8.10 Reserved Space .....	14
<b>3. Memory .....</b>	<b>15</b>
<b>4. Special Function Registers (SFRs) .....</b>	<b>16</b>
<b>5. Reset .....</b>	<b>30</b>
5.1 Hardware Reset .....	30
5.1.1 Reset on a Stable Supply Voltage .....	30
5.1.2 Power-on Reset .....	30
5.2 Software Reset .....	31
5.3 Watchdog Timer Reset .....	31
5.4 Oscillation Stop Detection Reset .....	31
5.5 Internal Space .....	32
<b>6. Processor Mode .....</b>	<b>33</b>
6.1 Types of Processor Mode .....	33
6.2 Setting Processor Modes .....	33
6.3 Internal Memory .....	35



7.	Clock Generation Circuit .....	36
7.1	Type of the Clock Generation Circuit .....	36
7.1.1	Main Clock .....	42
7.1.2	Subclock .....	43
7.1.3	125 kHz On-Chip Oscillator Clock (fOCO-S) .....	43
7.2	CPU Clock and Peripheral Function Clock .....	44
7.2.1	CPU Clock and BCLK .....	44
7.2.2	Peripheral Function Clock (f1, fC32) .....	45
7.3	Clock Output Function .....	45
7.4	Power Control .....	46
7.4.1	Normal Operating Mode .....	46
7.4.2	Wait Mode .....	48
7.4.3	Stop Mode .....	50
7.4.4	Power Control of Flash Memory .....	53
7.5	System Clock Protection Function .....	58
7.6	Oscillation Stop and Re-Oscillation Detect Function .....	59
7.6.1	Operation When CM27 bit = 0 (Oscillation Stop Detection Reset) .....	59
7.6.2	Operation When CM27 bit = 1 (Oscillation Stop and Re-oscillation Detect Interrupt) .....	59
7.6.3	How to Use Oscillation Stop and Re-Oscillation Detect Function .....	60
8.	Protection .....	61
9.	Interrupt .....	62
9.1	Type of Interrupts .....	62
9.2	Software Interrupts .....	63
9.2.1	Undefined Instruction Interrupt .....	63
9.2.2	Overflow Interrupt .....	63
9.2.3	BRK Interrupt .....	63
9.2.4	INT Instruction Interrupt .....	63
9.3	Hardware Interrupts .....	64
9.3.1	Special Interrupts .....	64
9.3.2	Peripheral Function Interrupts .....	64
9.4	Interrupts and Interrupt Vector .....	65
9.4.1	Fixed Vector Tables .....	65
9.4.2	Relocatable Vector Tables .....	66
9.5	Interrupt Control .....	68
9.5.1	I Flag .....	70
9.5.2	IR Bit .....	70
9.5.3	Bits ILVL2 to ILVL0 and IPL .....	70
9.5.4	Interrupt Sequence .....	71
9.5.5	Interrupt Response Time .....	72
9.5.6	Variation of IPL When Interrupt Request IS Accepted .....	72
9.5.7	Saving Registers .....	73
9.5.8	Returning from an Interrupt Routine .....	74
9.5.9	Interrupt Priority .....	74
9.5.10	Interrupt Priority Level Select Circuit .....	74
9.6	$\overline{\text{INT}}$ Interrupt .....	76
9.7	$\overline{\text{NMI}}$ Interrupt .....	77
9.8	Key Input Interrupt .....	77

9.9	Address Match Interrupt .....	80
10.	Watchdog Timer .....	82
10.1	Count Source Protection Mode Disabled .....	85
10.2	Count Source Protection Mode Enabled .....	86
11.	DMAC .....	87
11.1	Transfer Cycles .....	93
11.1.1	Effect of Source and Destination Addresses .....	93
11.1.2	Effect of Software Wait .....	93
11.2	DMA Transfer Cycles .....	95
11.3	DMA Enabled .....	96
11.4	DMA Request .....	96
11.5	Channel Priority and DMA Transfer Timing .....	97
12.	Timers .....	98
12.1	Timer A .....	101
12.1.1	Timer A I/O Function .....	102
12.1.2	Timer Mode .....	109
12.1.3	Event Counter Mode .....	111
12.1.4	One-Shot Timer Mode .....	115
12.1.5	Pulse Width Modulation (PWM Mode) (Only i = 0 or 1 in the 48-Pin Version) .....	117
12.2	Timer B .....	120
12.2.1	Timer Mode .....	124
12.2.2	Event Counter Mode .....	125
13.	Serial Interface .....	126
13.1	UARTi (i = 0 to 2) .....	126
13.1.1	Clock Synchronous Serial I/O Mode .....	140
13.1.2	Clock Asynchronous Serial I/O (UART) Mode .....	148
13.1.3	Special Mode 1 (I <sup>2</sup> C mode) .....	156
13.1.4	Special Mode 2 .....	166
13.1.5	Special Mode 3 (IE mode) .....	170
13.1.6	Special Mode 4 (SIM Mode) (UART2) .....	172
14.	A/D Converter (64-Pin Version Only) .....	177
14.1	Mode Description .....	181
14.1.1	One-Shot Mode .....	181
14.1.2	Repeat Mode .....	183
14.1.3	Single Sweep Mode .....	185
14.1.4	Repeat Sweep Mode 0 .....	187
14.1.5	Repeat Sweep Mode 1 .....	189
14.2	Conversion Rate .....	191
14.3	Current Consumption Reducing Function .....	191
14.4	Output Impedance of Sensor under A/D Conversion .....	192
15.	Baseband Functionality .....	193
15.1	Baseband Functional Description .....	193
15.1.1	Baseband Block Diagram .....	194

15.1.2	Baseband Terminological Description .....	194
15.1.3	26-Bit Timer .....	195
15.1.4	Transmit RAM .....	196
15.1.5	Receive RAM .....	196
15.1.6	Transmit Frame Generator .....	197
15.1.7	Filter Function .....	198
15.1.8	Interrupts .....	199
15.1.9	CRC Circuit .....	200
15.1.10	Automatic ACK Response Function .....	201
15.1.11	Automatic ACK Reception Function .....	203
15.1.12	Automatic Reception Switching Function .....	204
15.1.13	ANTSW Output Switching Function .....	204
15.1.14	Automatic CSMA-CA Function .....	205
15.1.15	State Transitions .....	207
15.2	Baseband Associated Registers .....	208
15.2.1	Baseband Control Register .....	208
15.2.2	Transmit/Receive Reset Register .....	209
15.2.3	Transmit/Receive Mode Register 0 .....	210
15.2.4	Transmit/Receive Mode Register 1 .....	211
15.2.5	Receive Frame Length Register .....	212
15.2.6	Receive Data Counter Register .....	212
15.2.7	RSSI/CCA Result Register .....	213
15.2.8	Transmit/Receive Status Register 0 .....	214
15.2.9	Transmit Frame Length Register .....	215
15.2.10	Transmit/Receive Mode Register 2 .....	216
15.2.11	Transmit/Receive Mode Register 3 .....	217
15.2.12	Receive Level Threshold Set Register .....	218
15.2.13	Transmit/Receive Control Register .....	218
15.2.14	CSMA Control Register 0 .....	219
15.2.15	CCA Threshold Level Set Register .....	219
15.2.16	Transmit/Receive Status Register 1 .....	220
15.2.17	RF Control Register .....	221
15.2.18	Transmit/Receive Mode Register 4 .....	222
15.2.19	CSMA Control Register 1 .....	223
15.2.20	CSMA Control Register 2 .....	223
15.2.21	PAN Identifier Register .....	224
15.2.22	Short Address Register .....	225
15.2.23	Extended Address Register .....	225
15.2.24	Timer Read-Out Register .....	226
15.2.25	Timer Compare i (i = 0 to 2) Register .....	227
15.2.26	Time Stamp Registers .....	228
15.2.27	Timer Control Register .....	229
15.2.28	Backoff Period Register .....	229
15.2.29	PLL Division Registers .....	230
15.2.30	Transmit Output Power Register .....	231
15.2.31	RSSI Offset Register .....	232
15.2.32	Verification Mode Set Register .....	233
15.2.33	IDLE Wait Set Register .....	234
15.2.34	ANTSW Output Timing Set Register .....	234
15.2.35	RF Initial Set Register .....	235

15.3	Control Sequence .....	236
15.3.1	Transmission Procedure Example .....	236
15.3.2	Reception Procedure Example .....	236
15.3.3	CCA Procedure Example .....	237
15.3.4	CSMA-CA Procedure Example .....	237
15.3.5	Baseband Startup Procedure Example .....	238
15.3.6	Baseband Shutdown Procedure Example .....	238
15.3.7	Examples of Automatic Transmit and Receive Operations .....	239
16.	CRC Operation .....	240
17.	Programmable I/O Ports .....	242
17.1	Port Pi Direction Register (PDi Register, i = 5 to 8, 10) .....	242
17.2	Port Pi Register (Pi Register, i = 5 to 8, 10) .....	242
17.3	Pull-up Control Register 1 to Pull-up Control Register 2 (Registers PUR1 to PUR2) .....	242
17.4	LED Port Switch Register (LEDCON Register) .....	242
18.	Flash Memory .....	251
18.1	Memory Map .....	252
18.1.1	Boot Mode .....	253
18.1.2	User Boot Function .....	253
18.2	Functions to Prevent Flash Memory from Rewriting .....	255
18.2.1	ROM Code Protect Function .....	255
18.2.2	ID Code Check Function .....	255
18.2.3	Forced Erase Function .....	256
18.2.4	Standard Serial I/O Mode Disable Function .....	256
18.3	CPU Rewrite Mode .....	258
18.3.1	EW0 Mode .....	259
18.3.2	EW1 Mode .....	259
18.3.3	Flash Memory Control Register (Registers FMR0, FMR1, FMR2 and FMR6) .....	260
18.3.4	Software Commands .....	267
18.3.5	Data Protect Function .....	273
18.3.6	Status Register .....	273
18.3.7	Full Status Check .....	275
18.4	Standard Serial I/O Mode .....	277
18.4.1	ID Code Check Function .....	277
18.4.2	Example of Circuit Application in the Standard Serial I/O Mode .....	281
18.5	Parallel I/O Mode .....	283
18.5.1	ROM Code Protect Function .....	283
18.6	Notes on Flash Memory .....	284
18.6.1	Functions to Prevent Flash Memory from Being Rewritten .....	284
18.6.2	Reading Data Flash .....	284
18.6.3	CPU Rewrite Mode .....	284
18.6.4	User Boot Mode .....	285
19.	Electrical Characteristics .....	286
19.1	Electrical Characteristics .....	286

20.	Precautions .....	305
20.1	SFR .....	305
20.1.1	Register Settings .....	305
20.2	Reset .....	306
20.2.1	VCC .....	306
20.2.2	CNVSS .....	306
20.3	Baseband Functions .....	307
20.4	Power Control .....	308
20.5	Interrupt .....	310
20.5.1	Reading address 00000h .....	310
20.5.2	SP Setting .....	310
20.5.3	$\overline{\text{NMI}}$ Interrupt .....	310
20.5.4	Changing an Interrupt Generate Factor .....	311
20.5.5	$\overline{\text{INT}}$ Interrupt .....	311
20.5.6	Rewriting the Interrupt Control Register .....	312
20.5.7	Watchdog Timer Interrupt .....	313
20.6	DMAC .....	314
20.6.1	Write to the DMAE Bit in the DMiCON Register (i = 0 to 3) .....	314
20.7	Timers .....	315
20.7.1	Timer A .....	315
20.7.2	Timer B .....	319
20.8	Serial Interface .....	321
20.8.1	Clock Synchronous Serial I/O .....	321
20.8.2	UART (Clock Asynchronous Serial I/O) Mode .....	323
20.8.3	Special Mode 1 (I <sup>2</sup> C Mode) .....	323
20.8.4	Special Mode 4 (SIM Mode) .....	323
20.8.5	Common Items for Multiple Modes .....	323
20.9	A/D Converter (64-Pin Version Only) .....	324
20.10	Notes on Flash Memory .....	326
20.10.1	Functions to Prevent Flash Memory from Being Rewritten .....	326
20.10.2	Reading Data Flash .....	326
20.10.3	CPU Rewrite Mode .....	326
20.10.4	User Boot Mode .....	327
20.11	Noise .....	328
Appendix 1.	Package Dimensions .....	329
Index	.....	330

# SFR Page Reference

The following tables only indicate where registers first appear. Refer to the index for registers that appear multiple times.

Address	Register	Symbol	Page
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	33
0005h	Processor Mode Register 1	PM1	34
0006h	System Clock Control Register 0	CM0	38
0007h	System Clock Control Register 1	CM1	39
0008h			
0009h			
000Ah	Protect Register	PRCR	61
000Bh			
000Ch	Oscillation Stop Detection Register	CM2	40
000Dh			
000Eh			
000Fh			
0010h	Program 2 Area Control Register	PRG2C	34
0011h			
0012h	Peripheral Clock Select Register	PCLKR	41
0013h			
0014h			
0015h	Clock Prescaler Reset Flag	CPSRF	107
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch			
001Dh			
001Eh	Processor Mode Register 2	PM2	41
001Fh			
0020h			
0021h			
0022h			
0023h			
0024h			
0025h			
0026h			
0027h			
0028h			
0029h			
002Ah			
002Bh			
002Ch			
002Dh			
002Eh			
002Fh			
0030h			
0031h			
0032h			
0033h			
0034h			
0035h			
0036h			
0037h			
0038h			
0039h			
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h			
0042h			
0043h			
0044h			

Address	Register	Symbol	Page
0045h	Timer B5 Interrupt Control Register	TB5IC	68
0046h	Timer B4 Interrupt Control Register, UART1 BUS Collision Detection Interrupt Control Register	TB4IC, U1BCNIC	68
0047h	Timer B3 Interrupt Control Register, UART0 BUS Collision Detection Interrupt Control Register	TB3IC, U0BCNIC	68
0048h	Timer Compare 0 Interrupt Control Register	BBTIM0IC	68
0049h	Timer Compare 1 Interrupt Control Register	BBTIM1IC	68
004Ah	UART2 BUS Collision Detection Interrupt Control Register	BCNIC	68
004Bh	DMA0 Interrupt Control Register	DM0IC	68
004Ch	DMA1 Interrupt Control Register	DM1IC	68
004Dh	Key Input Interrupt Control Register	KUPIC	68
004Eh	A/D Conversion Interrupt Control Register	ADIC	68
004Fh	UART2 Transmit Interrupt Control Register	S2TIC	68
0050h	UART2 Receive Interrupt Control Register	S2RIC	68
0051h	UART0 Transmit Interrupt Control Register	S0TIC	68
0052h	UART0 Receive Interrupt Control Register	S0RIC	68
0053h	UART1 Transmit Interrupt Control Register	S1TIC	68
0054h	UART1 Receive Interrupt Control Register	S1RIC	68
0055h	Timer A0 Interrupt Control Register	TA0IC	68
0056h	Timer A1 Interrupt Control Register	TA1IC	68
0057h	Timer A2 Interrupt Control Register	TA2IC	68
0058h	Timer A3 Interrupt Control Register	TA3IC	68
0059h	Timer A4 Interrupt Control Register	TA4IC	68
005Ah	Timer B0 Interrupt Control Register	TB0IC	68
005Bh	Timer B1 Interrupt Control Register	TB1IC	68
005Ch	Timer B2 Interrupt Control Register	TB2IC	68
005Dh	INT0 Interrupt Control Register	INT0IC	69
005Eh	INT1 Interrupt Control Register	INT1IC	69
005Fh	Timer Compare 2 Interrupt Control Register	BBTIM2IC	68
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h	DMA2 Interrupt Control Register	DM2IC	68
006Ah	DMA3 Interrupt Control Register	DM3IC	68
006Bh	Transmit Complete Interrupt Control Register	BBTXIC	68
006Ch	Bank 0 Receive Complete/IDLE Interrupt Control Register	BBRX0IC/BBIDLEIC	68
006Dh	Bank 1 Receive Complete/Clock Regulator Interrupt Control Register	BBRX1IC/BBCREGIC	68
006Eh	Address Filter Interrupt Control Register	BBADFIC	68
006Fh	CCA Complete Interrupt Control Register	BBCCAIC	68
0070h	PLL Lock Detection Interrupt Control Register	BBPLLIC	68
0071h	Transmit Overrun Interrupt Control Register	BBTXORIC	68
0072h	Receive Overrun 0 Interrupt Control Register	BBRXOR0IC	68
0073h	Receive Overrun 1 Interrupt Control Register	BBRXOR1IC	68
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
0080h	LED Port Switch Register	LEDCON	249
0081h			
0082h	Key Input Control Register 0	KICON0	79
0083h	Key Input Control Register 1	KICON1	79
0084h	Timer A I/O Control Register	TAICON	102
0085h to 00FFh			

Blank columns are all reserved space. No access is allowed.

Address	Register	Symbol	Page
0100h	Baseband Control Register	BBCON	208
0101h	Transmit/Receive Reset Register	BBTXRXRST	209
0102h	Transmit/Receive Mode Register 0	BBTXRXMODE0	210
0103h	Transmit/Receive Mode Register 1	BBTXRXMODE1	211
0104h	Receive Frame Length Register	BBRXFLEN	212
0105h	Receive Data Counter Register	BBRXCOUNT	212
0106h	RSSI/CCA Result Register	BBRSSICCARSLT	213
0107h	Transmit/Receive Status Register 0	BBTXRXST0	214
0108h	Transmit Frame Length Register	BBTXFLEN	215
0109h	Transmit/Receive Mode Register 2	BBTXRXMODE2	216
010Ah	Transmit/Receive Mode Register 3	BBTXRXMODE3	217
010Bh	Receive Level Threshold Set Register	BBLVLVTH	218
010Ch	Transmit/Receive Control Register	BBTXRXCON	218
010Dh	CSMA Control Register 0	BBCSMACON0	219
010Eh	CCA Threshold Level Set Register	BBCCAVTH	219
010Fh	Transmit/Receive Status Register 1	BBTXRXST1	220
0110h	RF Control Register	BBRFCON	221
0111h	Transmit/Receive Mode Register 4	BBTXRXMODE4	222
0112h	CSMA Control Register 1	BBCSMACON1	223
0113h	CSMA Control Register 2	BBCSMACON2	223
0114h	PAN Identifier Register	BBPANID	224
0115h			
0116h	Short Address Register	BBSHORTAD	225
0117h			
0118h	Expansion Address Register	BBEXTENDAD0	225
0119h			
011Ah		BBEXTENDAD1	225
011Bh			
011Ch		BBEXTENDAD2	225
011Dh			
011Eh		BBEXTENDAD3	225
011Fh			
0120h	Timer Read-Out Register 0	BBTIMEREAD0	226
0121h			
0122h	Timer Read-Out Register 1	BBTIMEREAD1	226
0123h			
0124h	Timer Compare 0 Register 0	BBTCOMP0REG0	227
0125h			
0126h	Timer Compare 0 Register 1	BBTCOMP0REG1	227
0127h			
0128h	Timer Compare 1 Register 0	BBTCOMP1REG0	227
0129h			
012Ah	Timer Compare 1 Register 1	BBTCOMP1REG1	227
012Bh			
012Ch	Timer Compare 2 Register 0	BBTCOMP2REG0	227
012Dh			
012Eh	Timer Compare 2 Register 1	BBTCOMP2REG1	227
012Fh			
0130h	Time Stamp Register 0	BBTSTAMP0	228
0131h			
0132h	Time Stamp Register 1	BBTSTAMP1	228
0133h			
0134h	Timer Control Register	BBTIMECON	229
0135h	Backoff Period Register	BBBOFFPROD	229
0136h			
0137h			
0138h			
0139h			
013Ah	PLL Division Register 0	BBPLLDIVL	230
013Bh	PLL Division Register 1	BBPLLDIVH	230
013Ch	Transmit Output Power Register	BBTXOUTPWR	231
013Dh	RSSI Offset Register	BBRSSIOFS	232
013Eh			
013Fh			
0140h			
0141h			
0142h			
0143h			

Address	Register	Symbol	Page
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h	Verification Mode Set Register	BBEVAREG	233
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h	IDLE Wait Set Register	BBIDLEWAIT	234
0177h			
0178h			
0179h			
017Ah	ANTSW Output Timing Set Register	BBANTSWTIMG	234
017Bh			
017Ch	RF Initial Set Register	BBRFINI	235
017Dh			
017Eh			
017Fh			
0180h	DMA0 Source Pointer	SAR0	91
0181h			
0182h			
0183h			
0184h	DMA0 Destination Pointer	DAR0	92
0185h			
0186h			
0187h			

Blank columns are all reserved space. No access is allowed.

Address	Register	Symbol	Page
0188h	DMA0 Transfer Counter	TCR0	92
0189h			
018Ah			
018Bh			
018Ch	DMA0 Control Register	DM0CON	91
018Dh			
018Eh			
018Fh			
0190h	DMA1 Source Pointer	SAR1	91
0191h			
0192h			
0193h			
0194h	DMA1 Destination Pointer	DAR1	92
0195h			
0196h			
0197h			
0198h	DMA1 Transfer Counter	TCR1	92
0199h			
019Ah			
019Bh			
019Ch	DMA1 Control Register	DM1CON	91
019Dh			
019Eh			
019Fh			
01A0h	DMA2 Source Pointer	SAR2	91
01A1h			
01A2h			
01A3h			
01A4h	DMA2 Destination Pointer	DAR2	92
01A5h			
01A6h			
01A7h			
01A8h	DMA2 Transfer Counter	TCR2	92
01A9h			
01AAh			
01ABh			
01ACh	DMA2 Control Register	DM2CON	91
01ADh			
01AEh			
01AFh			
01B0h	DMA3 Source Pointer	SAR3	91
01B1h			
01B2h			
01B3h			
01B4h	DMA3 Destination Pointer	DAR3	92
01B5h			
01B6h			
01B7h			
01B8h	DMA3 Transfer Counter	TCR3	92
01B9h			
01BAh			
01BBh			
01BCh	DMA3 Control Register	DM3CON	91
01BDh			
01BEh			
01BFh			
01C0h			
01C1h			
01C2h			
01C3h			
01C4h			
01C5h			
01C6h			
01C7h			
01C8h	Timer B Count Source Select Register 0	TBCS0	123
01C9h	Timer B Count Source Select Register 1	TBCS1	123
01CAh			
01CBh			

Address	Register	Symbol	Page
01CCh			
01CDh			
01CEh			
01CFh			
01D0h	Timer A Count Source Select Register 0	TACS0	107
01D1h	Timer A Count Source Select Register 1	TACS1	107
01D2h	Timer A Count Source Select Register 2	TACS2	108
01D3h			
01D4h			
01D5h	Timer A Waveform Output Function Select Register	TAPOFS	108
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DEh			
01DCh			
01DDh			
01DFh			
01E0h			
01E1h			
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h	Timer B Count Source Select Register 2	TBCS2	123
01E9h	Timer B Count Source Select Register 3	TBCS3	123
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h			
01F1h			
01F2h			
01F3h			
01F4h			
01F5h			
01F6h			
01F7h			
01F8h			
01F9h			
01FAh			
01FBh			
01FCh			
01FDh			
01FEh			
01FFh			
0200h			
0201h			
0202h			
0203h			
0204h			
0205h			
0206h	Interrupt Source Select Register 2	IFSR2A	76
0207h	Interrupt Source Select Register	IFSR	76
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh			
020Eh	Address Match Interrupt Enable Register	AIER	81
020Fh	Address Match Interrupt Enable Register 2	AIER2	81

Blank columns are all reserved space. No access is allowed.



Address	Register	Symbol	Page
0210h	Address Match Interrupt Register 0	RMAD0	81
0211h			
0212h			
0213h			
0214h	Address Match Interrupt Register 1	RMAD1	81
0215h			
0216h			
0217h			
0218h	Address Match Interrupt Register 2	RMAD2	81
0219h			
021Ah			
021Bh			
021Ch	Address Match Interrupt Register 3	RMAD3	81
021Dh			
021Eh			
021Fh			
0220h	Flash Memory Control Register 0	FMR0	260
0221h	Flash Memory Control Register 1	FMR1	262
0222h	Flash Memory Control Register 2	FMR2	263
0223h			
0224h			
0225h			
0226h			
0227h			
0228h			
0229h			
022Ah			
022Bh			
022Ch			
022Dh			
022Eh			
022Fh			
0230h	Flash Memory Control Register 6	FMR6	264
0231h			
0232h			
0233h			
0234h			
0235h			
0236h			
0237h			
0238h			
0239h			
023Ah			
023Bh			
023Ch			
023Dh			
023Eh			
023Fh			
0240h			
0241h			
0242h			
0243h			
0244h	UART0 Special Mode Register 4	U0SMR4	139
0245h	UART0 Special Mode Register 3	U0SMR3	138
0246h	UART0 Special Mode Register 2	U0SMR2	137
0247h	UART0 Special Mode Register	U0SMR	136
0248h	UART0 Transmit/Receive Mode Register	U0MR	131
0249h	UART0 Bit Rate Register	U0BRG	131
024Ah	UART0 Transmit Buffer Register	U0TB	130
024Bh			
024Ch	UART0 Transmit/Receive Control Register 0	U0C0	132
024Dh	UART0 Transmit/Receive Control Register 1	U0C1	133
024Eh	UART0 Receive Buffer Register	U0RB	130
024Fh			

Address	Register	Symbol	Page
0250h	UART Transmit/Receive Control Register 2	U0CON	135
0251h			
0252h			
0253h			
0254h	UART1 Special Mode Register 4	U1SMR4	139
0255h	UART1 Special Mode Register 3	U1SMR3	138
0256h	UART1 Special Mode Register 2	U1SMR2	137
0257h	UART1 Special Mode Register	U1SMR	136
0258h	UART1 Transmit/Receive Mode Register	U1MR	131
0259h	UART1 Bit Rate Register	U1BRG	131
025Ah	UART1 Transmit Buffer Register	U1TB	130
025Bh			
025Ch	UART1 Transmit/Receive Control Register 0	U1C0	132
025Dh	UART1 Transmit/Receive Control Register 1	U1C1	133
025Eh	UART1 Receive Buffer Register	U1RB	130
025Fh			
0260h			
0261h			
0262h			
0263h			
0264h	UART2 Special Mode Register 4	U2SMR4	139
0265h	UART2 Special Mode Register 3	U2SMR3	138
0266h	UART2 Special Mode Register 2	U2SMR2	137
0267h	UART2 Special Mode Register	U2SMR	136
0268h	UART2 Transmit/Receive Mode Register	U2MR	131
0269h	UART2 Bit Rate Register	U2BRG	131
026Ah	UART2 Transmit Buffer Register	U2TB	130
026Bh			
026Ch	UART2 Transmit/Receive Control Register 0	U2C0	132
026Dh	UART2 Transmit/Receive Control Register 1	U2C1	134
026Eh	UART2 Receive Buffer Register	U2RB	130
026Fh			
0270h			
0271h			
0272h			
0273h			
0274h			
0275h			
0276h			
0277h			
0278h			
0279h			
027Ah			
027Bh			
027Ch			
027Dh			
027Eh			
027Fh			
0280h			
0281h			
0282h			
0283h			
0284h			
0285h			
0286h			
0287h			
0288h			
0289h			
028Ah			
028Bh			
028Ch			
028Dh			
028Eh			
028Fh			
0290h to 02FFh			

Blank columns are all reserved space. No access is allowed.

Address	Register	Symbol	Page
0300h	Timer B3, B4, B5 Count Start Flag	TBSR	122
0301h			
0302h			
0303h			
0304h			
0305h			
0306h			
0307h			
0308h			
0309h			
030Ah			
030Bh			
030Ch			
030Dh			
030Eh			
030Fh			
0310h	Timer B3 Register	TB3	121
0311h			
0312h	Timer B4 Register	TB4	121
0313h			
0314h	Timer B5 Register	TB5	121
0315h			
0316h			
0317h			
0318h			
0319h			
031Ah			
031Bh	Timer B3 Mode Register	TB3MR	121
031Ch	Timer B4 Mode Register	TB4MR	121
031Dh	Timer B5 Mode Register	TB5MR	121
031Eh			
031Fh			
0320h	Count Start Flag	TABSR	105
0321h			
0322h	One-Shot Start Flag	ONSF	106
0323h	Trigger Select Register	TRGSR	106
0324h	Up/Down Flag	UDF	105
0325h			
0326h	Timer A0 Register	TA0	104
0327h			
0328h	Timer A1 Register	TA1	104
0329h			
032Ah	Timer A2 Register	TA2	104
032Bh			
032Ch	Timer A3 Register	TA3	104
032Dh			
032Eh	Timer A4 Register	TA4	104
032Fh			
0330h	Timer B0 Register	TB0	121
0331h			
0332h	Timer B1 Register	TB1	121
0333h			
0334h	Timer B2 Register	TB2	121
0335h			
0336h	Timer A0 Mode Register	TA0MR	103
0337h	Timer A1 Mode Register	TA1MR	103
0338h	Timer A2 Mode Register	TA2MR	103
0339h	Timer A3 Mode Register	TA3MR	103
033Ah	Timer A4 Mode Register	TA4MR	103
033Bh	Timer B0 Mode Register	TB0MR	121
033Ch	Timer B1 Mode Register	TB1MR	121
033Dh	Timer B2 Mode Register	TB2MR	121
033Eh			
033Fh			
0340h			
0341h			
0342h			
0343h			
0344h			

Address	Register	Symbol	Page
0345h			
0346h			
0347h			
0348h			
0349h			
034Ah			
034Bh			
034Ch			
034Dh			
034Eh			
034Fh			
0350h			
0351h			
0352h			
0353h			
0354h			
0355h			
0356h			
0357h			
0358h			
0359h			
035Ah			
035Bh			
035Ch			
035Dh			
035Eh			
035Fh			
0360h			
0361h	Pull-Up Control Register 1	PUR1	248
0362h	Pull-Up Control Register 2	PUR2	248
0363h			
0364h			
0365h			
0366h			
0367h			
0368h			
0369h			
036Ah			
036Bh			
036Ch			
036Dh			
036Eh			
036Fh			
0370h			
0371h			
0372h			
0373h			
0374h			
0375h			
0376h			
0377h			
0378h			
0379h			
037Ah			
037Bh			
037Ch	Count Source Protection Mode Register	CSPR	84
037Dh	Watchdog Timer Reset Register	WDTR	83
037Eh	Watchdog Timer Start Register	WDTS	83
037Fh	Watchdog Timer Control Register	WDC	83
0380h			
0381h			
0382h			
0383h			
0384h			
0385h			
0386h			
0387h			

Blank columns are all reserved space. No access is allowed.

Address	Register	Symbol	Page
0388h			
0389h			
038Ah			
038Bh			
038Ch			
038Dh			
038Eh			
038Fh			
0390h	DMA2 Source Select Register	DM2SL	89
0391h			
0392h	DMA3 Source Select Register	DM3SL	89
0393h			
0394h			
0395h			
0396h			
0397h			
0398h	DMA0 Source Select Register	DM0SL	89
0399h			
039Ah	DMA1 Source Select Register	DM1SL	89
039Bh			
039Ch			
039Dh			
039Eh			
039Fh			
03A0h			
03A1h			
03A2h			
03A3h			
03A4h			
03A5h			
03A6h			
03A7h			
03A8h			
03A9h			
03AAh			
03ABh			
03ACh			
03ADh			
03AEh			
03AFh			
03B0h			
03B1h			
03B2h			
03B3h			
03B4h			
03B5h			
03B6h			
03B7h			
03B8h			
03B9h			
03BAh			
03BBh			
03BCh	CRC Data Register	CRCD	240
03BDh			
03BEh	CRC Input Register	CRCIN	240
03BFh			
03C0h	A/D Register 0	AD0	180
03C1h			
03C2h	A/D Register 1	AD1	180
03C3h			
03C4h	A/D Register 2	AD2	180
03C5h			
03C6h	A/D Register 3	AD3	180
03C7h			
03C8h	A/D Register 4	AD4	180
03C9h			
03CAh	A/D Register 5	AD5	180
03CBh			

Address	Register	Symbol	Page
03CCh	A/D Register 6	AD6	180
03CDh			
03CEh	A/D Register 7	AD7	180
03CFh			
03D0h			
03D1h			
03D2h			
03D3h			
03D4h	A/D Control Register 2	ADCON2	180
03D5h			
03D6h	A/D Control Register 0	ADCON0	179
03D7h	A/D Control Register 1	ADCON1	179
03D8h			
03D9h			
03DAh			
03DBh			
03DCh			
03DDh			
03DEh			
03DFh			
03E0h			
03E1h			
03E2h			
03E3h			
03E4h			
03E5h			
03E6h			
03E7h			
03E8h			
03E9h	Port P5 Register	P5	247
03EAh			
03EBh	Port P5 Direction Register	PD5	246
03ECh	Port P6 Register	P6	247
03EDh	Port P7 Register	P7	247
03EEh	Port P6 Direction Register	PD6	246
03EFh	Port P7 Direction Register	PD7	246
03F0h	Port P8 Register	P8	247
03F1h			
03F2h	Port P8 Direction Register	PD8	246
03F3h			
03F4h	Port P10 Register	P10	247
03F5h			
03F6h	Port P10 Direction Register	PD10	246
03F7h			
03F8h			
03F9h			
03FAh			
03FBh			
03FCh			
03FDh			
03FEh			
03FFh			
D000h to D09Fh			
D100h to D17Eh	Transmit RAM	TRANSMIT_RAM_START TRANSMIT_RAM_END	
D17Fh			
D180h to D1FEh	Receive RAM	RECIEVE_RAM_START RECIEVE_RAM_END	
D1FFh to D7FFh			
FFFFFh	Option Function Select Address	OFS1	84

Blank columns are all reserved space. No access is allowed.

## **1. Overview**

### **1.1 Features**

The M16C/6B Group microcomputers (MCUs) incorporate the M16C/60 Series CPU core and flash memory. These MCUs also function as low-power-consumption transceivers which support near field communication (2.4 GHz band).

Integrating some of the physical (PHY) and MAC layers compliant to the IEEE802.15.4 standard, the MCUs support various applications ranging from simple communication systems to mesh network systems.

#### **1.1.1 Applications**

Home automation, Building automation, Factory automation, Wireless sensor networks, RF remote controllers

## 1.2 Specifications

Tables 1.1 and 1.2 list Specifications Outline.

**Table 1.1 Specifications (1)**

Item	Function	Specification
RF	RF frequency	2405 MHz to 2480 MHz
	Reception sensitivity	-94 dBm
	Transmission output level	0 dBm
CPU	Central processing unit	<ul style="list-style-type: none"> <li>• M16C/60 core (Multiplier: 16 bits × 16 bits → 32 bits, multiply and accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits)</li> <li>• Number of basic instructions: 91</li> <li>• Minimum instruction execution time: 62.5 ns (f(BCLK) = 16 MHz, VCC = 2.7 V to 3.6 V)</li> <li>• Operating mode: Single-chip mode</li> </ul>
Memory	ROM, RAM, data flash	Refer to <b>Table 1.3 "Product List"</b> .
Clock	Clock generation circuits	<ul style="list-style-type: none"> <li>• 3 circuits: Main clock, subclock, on-chip oscillator (125 kHz)</li> <li>• Oscillation stop detection: Main clock oscillation stop and re-oscillation detection function</li> <li>• Frequency divider circuit: Divide ratio selectable from 1, 2, 4, 8, and 16</li> <li>• Low-power-consumption modes: Wait mode, stop mode</li> </ul>
I/O ports	Programmable I/O ports	<ul style="list-style-type: none"> <li>• CMOS I/O ports: 30 (64-pin version), 16 (48-pin version), selectable pull-up resistor</li> <li>• Nch open drain ports: 3</li> </ul>
Interrupts		<ul style="list-style-type: none"> <li>• Number of interrupt vectors: 70</li> <li>• External interrupt input: 11 (NMI, INT × 2, key input × 8 (64-pin version), key input × 4 (48-pin version))</li> <li>• Priority levels: 7 levels</li> </ul>
Watchdog timer		15 bits × 1 (with prescaler), selectable reset start function
DMA	DMAC	<ul style="list-style-type: none"> <li>• 4 channels, cycle steal mode</li> <li>• Trigger sources: 43</li> <li>• Transfer modes: 2 (single transfer, repeat transfer)</li> </ul>
Timer	Timer A	<ul style="list-style-type: none"> <li>• 16-bit timer × 5 (64-pin version), 16-bit timer × 2 (48-pin version): Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode</li> <li>• 16-bit timer × 3 (48-pin version): Timer mode</li> </ul>
	Timer B	16-bit timer × 6: Timer mode
Serial interface	UART0 to UART2	Clock synchronous/asynchronous × 3 channels
A/D converter (64-pin version)		10-bit resolution × 8 channels, including sample and hold function, conversion time: 2.69 μs
CRC calculation circuit		CRC-CCITT ( $X^{16} + X^{12} + X^5 + 1$ ) compliant
Baseband		<ul style="list-style-type: none"> <li>• 127-byte transmit RAM, 127-byte receive RAM × 2</li> <li>• Automatic ACK response function</li> <li>• 26-bit timer: Compare function in 3 channels</li> </ul>
Flash memory		<ul style="list-style-type: none"> <li>• Programming and erasure power supply voltage: 2.7 V to 3.6 V</li> <li>• Programming and erasure endurance: 100 times (all area) or 1,000 times (program ROM1, program ROM2)/10, 000 times (data flash)</li> <li>• Program security: ROM code protect, ID code check</li> </ul>
Debug functions		On-chip debug, on-board flash rewrite function, address match × 4
Encryption	AES	AES Encryption / Decryption (Key length 128bit)

**Table 1.2 Specifications (2)**

Item	Function	Specification
Operation frequency/ supply voltage		16 MHz (no division): 2.7 V to 3.6 V 16 MHz (divided by 2, 4, 8, 16): 2.2 V to 3.6 V
Power consumption		Tx/MCU (f(BCLK) = 4 MHz): 35.7 mA Rx/MCU (f(BCLK) = 4 MHz): 46.7 mA RF idle/MCU (f(BCLK) = 4 MHz): 6.7 mA RF off/MCU (f(BCLK) = 4 MHz): 4.7 mA  Tx/MCU (f(BCLK) = 8 MHz): 37.5 mA Rx/MCU (f(BCLK) = 8 MHz): 48.5 mA RF idle/MCU (f(BCLK) = 8 MHz): 8.5 mA RF off/MCU (f(BCLK) = 8 MHz): 6.5 mA  Tx/MCU (f(BCLK) = 16 MHz): 41 mA Rx/MCU (f(BCLK) = 16 MHz): 52 mA RF idle/MCU (f(BCLK) = 16 MHz): 12 mA RF off/MCU (f(BCLK) = 16 MHz): 10 mA RF off/MCU (f(BCLK) = 32 kHz) low power consumption mode: 70 $\mu$ A RF off/MCU (f(BCLK) = stop) stop mode: 3 $\mu$ A
Operating temperature		-20°C to 85°C, -40°C to 85°C
Package		PVQN0064KA-A, PVQN0048KB-A

### 1.3 Product List


Table 1.3 lists product information. Figure 1.1 shows part numbers, memory sizes, and packages.

**Table 1.3 Product List**

**As of July, 2011**

Part No.	ROM Capacity			RAM Capacity	Package Code	Remarks
	Program ROM1	Program ROM2	Data Flash			
R5F36B3ENNP	256 Kbytes	16 Kbytes	4 Kbytes × 2 blocks	20 Kbytes	PVQN0064KA-A	Operating temperature –20°C to 85°C
R5F36B4BNNP	192 Kbytes				PVQN0048KB-A	
R5F36B3EDNP	256 Kbytes	16 Kbytes	4 Kbytes × 2 blocks	20 Kbytes	PVQN0064KA-A	Operating temperature –40°C to 85°C
R5F36B4BDNP (D)	192 Kbytes				PVQN0048KB-A	

(D): Under development



**Figure 1.1 Correspondence of Part No., with Memory Size and Package**

### 1.4 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram



### 1.5 Pin Assignments

Figures 1.3 and 1.4 show pin assignments (top view).





Figure 1.3 64-Pin Assignment (Top View)



**Figure 1.4 48-Pin Assignment (Top View)**

**Table 1.4 Pin Names (1) (1)**

Pin No.	Power Supply Pin	RF Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Clock Pin	LED Pin	AD Pin	control Pin	Other
64	48										
1	1	VSSRF2									
2	2	VREGIN1									
3	3	VSSRF3									
4	4	VREGIN2									
5	45	VSSRF1									
6	46	VREGOUT1									
7	5	VREGIN3									
8	6	VSSRF4A									
9	7		RFIOP								
10	8		RFION								
11	9	VSSRF4B									
12	15										TESTION
13	16										TESTIOP
14	10										ANTSWCONT
15	11	VREGOUT2									
16	12	VSSRF5									
17	13	VSSRF6									
18	14	VREGIN4									
19			P7_7		TA3IN						
20			P7_6		TA3OUT						
21			P7_5		TA2IN						
22			P7_4		TA2OUT						
23	17		P6_7			TXD1/SDA1					
24	18		P6_6			RXD1/SCL1					
25	19		P6_5			CLK1					
26	20		P6_4			CTS1/RTS1/ CTS0/CLKS1					
27			P8_1		TA4IN						
28			P8_0		TA4OUT						
29	21		P6_3			TXD0/SDA0					
30	22		P6_2			RXD0/SCL0					
31	23		P6_1			CLK0					
32	24		P6_0			CTS0/RTS0					
33	25	VREGOUT3									
34	26						XIN				
35	27	VSS2									
36	28						XOUT				
37	29										RESET
38	41		P5_7		TA11OUT		CLKOUT	LED1			
39	42		P5_5		TA01OUT			LED0			
40	30	VSS									
41	31										CNVSS
42	32	VCC									
43	33		P8_7				XCIN				
44	34		P8_6				XCOUT				
45		AVCC									
	35	VCC									
46		VREF									
47		AVSS									
48	36		P8_5 (N-OD)	NMI							
49	37		P7_3	KI7	TA1N	CTS2/RTS2					
50	38		P7_2	KI6	TA10OUT	CLK2					

NOTE:

- Some pins are used for communication with the debugger during debugging.

**Table 1.5 Pin Names (2) (1)**

Pin No.		Power Supply Pin	RF Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Clock Pin	LED Pin	AD Pin	control Pin	Other
64	48											
51	39			P7_1 (N-OD)	$\overline{KI5}$	TA0IN	RXD2/SCL2					
52	40			P7_0 (N-OD)	$\overline{KI4}$	TA00OUT	TXD2/SDA2					
53				P10_7	$\overline{KI3}$					AN7		
54				P10_6	$\overline{KI2}$					AN6		
55				P10_5	$\overline{KI1}$					AN5		
56				P10_4	$\overline{KI0}$					AN4		
57				P10_3						AN3		
58				P10_2						AN2		
59				P10_1						AN1		
60				P10_0						AN0		
61	43			P8_3	$\overline{INT1}$							
62	44			P8_2	$\overline{INT0}$							
63	47											
64	48											

## NOTE:

1. Some pins are used for communication with the debugger during debugging.

## 1.6 Pin Functions

**Table 1.6 Pin Functions (1)**

Signal Name	Pin Name	I/O	Description
Digital power supply input	VCC, VSS1, VSS2	I	Apply 2.2 V to 3.6 V to the VCC pin. Apply 0 V to pins VSS1, VSS2.
AD power supply input	AVCC (1), AVSS (1)	I	Power input pins for the A/D converter. Connect the AVCC pin to VCC. Connect the AVSS pin to VSS.
Reset input	RESET	I	Driving this pin Low resets the MCU.
CNVSS	CNVSS	I	Always input Low.
Main clock input	XIN	I	I/O pins for the main clock oscillation circuit. Connect a crystal oscillator between pins XIN and XOUT.
Main clock output	XOUT	O	
Subclock input	XCIN	I	I/O pins for a subclock oscillation circuit. Connect a crystal oscillator between pins XCIN and XCOUNT.
Subclock output	XCOUNT	O	
Clock output	CLKOUT	O	This pin outputs the clock having the same frequency as fC, f8, or f32.
INT interrupt input	INT0, INT1	I	Input pins for INT interrupt
NMI interrupt input	NMI	I	Input pin for NMI interrupt
Key input interrupt input	KI0 to KI3 (1), KI4 to KI7	I	Input pins for key input interrupt
Timer A	TA0OUT to TA1OUT, TA2OUT to TA4OUT (1)	I/O	Timer A0 to A4 I/O pins (TA0OUT is an N-channel open drain output pin)
	TA0IN to TA1IN, TA2IN to TA4IN (1)	I	Timer A0 to A4 I/O input pins
Serial interface	CTS0 to CTS2	I	Input pins to control data transmission
	RTS0 to RTS2	O	Output pins to control data reception
	CLK0 to CLK2	I/O	Transfer clock I/O pins
	RXD0 to RXD2	I	Serial data input pins
	TXD0 to TXD2	O	Serial data output pins (2)
	CLKS1	O	Output pin for transfer clock multiple-pin output function
Reference voltage input (1)	VREF	I	Reference voltage input pin for the A/D converter
A/D converter (1)	AN0 to AN7	I	Analog input pins for the A/D converter
I/O ports	P5_5, P5_7, P6_0 to P6_7, P7_0 to P7_3, P7_4 to P7_7 (1), P8_0 (1), P8_1 (1), P8_2, P8_3, P8_5 to P8_7, P10_0 to P10_7 (1)	I/O	CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. A pull-up resistor may be enabled or disabled for input ports in 4-bit units. However, P7_0, P7_1, and P8_5 are N-channel open-drain output ports. No pull-up resistor is provided. P8_5 is an input port for verifying the NMI pin level and shares a pin with NMI.

NOTES:

1. Available only in the 64-pin version.
2. TXD2 is an N-channel open-drain output pin. TXD0 and TXD1 can be selected as CMOS output pins or N-channel open-drain output pins by a program.

**Table 1.7 Pin Functions (2)**

Signal Name	Pin Name	I/O	Description
Analog power supply input	VCCRF, VSSRF, VSSRF1	I	Apply 2.2 V to 3.6 V the VCCRF pin. Apply 0 V to pins VSSRF and VSSRF1.
	VSSRF2	I	VSS pin for the IF circuit. Apply 0 V.
	VSSRF3	I	VSS pin for the MIX circuit. Apply 0 V.
	VSSRF4A, VSSRF4B	I	VSS pin for the LNA/PA circuit. Apply 0 V.
	VSSRF5	I	VSS pin for the VCO circuit. Apply 0 V.
	VSSRF6	I	VSS pin for the PLL circuit. Apply 0 V.
	VREGIN1	I	1.5 V IFVCC pin. Connect to the VREGOUT1 pin.
	VREGIN2	I	1.5 V MIXVCC pin. Connect to the VREGOUT1 pin.
	VREGIN3	I	1.5 V LNA/PAVCC pin. Connect to the VREGOUT1 pin.
Regulator output	VREGOUT1	O	On-chip regulator output (1.5 V) pin for the analog circuit. Connect only a bypass capacitor between pins VREGOUT1 and VSS. Use only as the power supply for pins VREGIN1, VREGIN2, VREGIN3, and VREGFIN4.
	VREGOUT2	O	Regulator output (1.5 V) pin for the VCO circuit. Connect only a bypass capacitor between pins VREGOUT2 and VSS. Do not use as the power supply for other circuits.
	VREGOUT3	O	Regulator output (1.5 V) pin for the XIN circuit. Connect only a bypass capacitor between pins VREGOUT3 and VSS. Do not use as the power supply for other circuits.
RF I/O	RFIOP, RFION	I/O	RF I/O pins
Test ports	TESTIOP, TESTION	I/O	Ports for testing. Leave open or apply 0 V.
External antenna switch control output	ANTSWCONT	O	Signal output pin to control the external antenna switch. If antenna switch control is not required, leave open.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. Seven registers (R0, R1, R2, R3, A0, A1, and FB) out of thirteen registers configure a register bank. There are two sets of register banks.




Figure 2.1 Central Processing Unit Register

### 2.1 Data Registers (R0, R1, R2 and R3)

The R0, R1, R2, and R3 are 16-bit registers used for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order (R0H/R1H) and low-order bits (R0L/R1L) to be used separately as 8-bit data registers. R0 can be combined with R2 and used as a 32-bit data register (R2R0). The same applies to R3R1.

### 2.2 Address Registers (A0 and A1)

A0 and A1 are 16-bit registers used for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations. A0 can be combined with A1 and used as a 32-bit address register (A1A0).

### 2.3 Frame Base Registers (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register indicating the start address of an relocatable interrupt vector table.

### 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), as USP and ISP, are each 16 bits wide. The U flag is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register used for SB-relative addressing.

### 2.8 Flag Register (FLG)

FLG is a 11-bit register indicating the CPU state.

#### 2.8.1 Carry Flag (C Flag)

The C flag retains a carry, borrow, or shift-out bit that has been generated by the arithmetic/logic unit.

#### 2.8.2 Debug Flag (D Flag)

The D flag is for debugging purpose only. Set it to 0.

#### 2.8.3 Zero Flag (Z Flag)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

#### 2.8.4 Sign Flag (S Flag)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when the B flag is set to 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O Flag)

The O flag is set to 1 when an arithmetic operation results in an overflow; otherwise to 0.

#### 2.8.7 Interrupt Enable Flag (I Flag)

The I flag enables maskable interrupts.

Maskable interrupts are disabled when the I flag is set to 0, and enabled when it is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.



### **2.8.8 Stack Pointer Select Flag (U Flag)**

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt number 0 to 31 is executed.

### **2.8.9 Processor Interrupt Priority Level (IPL)**

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### **2.8.10 Reserved Space**

Only write 0 to bits assigned as reserved bits. The read value is undefined.

### 3. Memory

Figure 3.1 is a memory map of the M16C/6B Group. The M16C/6B Group have 1 Mbyte address space from address 00000h to FFFFFh.

The internal ROM is flash memory. Program ROM 1 is allocated from address FFFFFh to lower.

For example, a 64-Kbyte program ROM 1 is addressed from F0000h to FFFFFh. An 8-Kbyte data flash is addressed from 0E000h to 0FFFFh. This data flash space is used not only for data storage but also for program storage. Program ROM 2 is allocated addresses 10000h to 13FFFh.

The fixed interrupt vectors are addressed from FFFDCh to FFFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated from address 00400h to higher. For example, a 10-Kbyte internal RAM is addressed from 00400h to 02BFFh. The internal RAM is used not only for data storage but also for stack area when subroutines are called or when interrupt request are acknowledged.

SFRs are allocated from address 00000h to 003FFh and from 0D000h to 0D7FFh. Peripheral function control registers are located here. All blank spaces within SFRs are reserved and cannot be accessed by users.

The special page vectors are addressed from FFE00h to FFFD7h. They are used for the JMPS instruction and JSRS instruction. Refer to the **M16C/60, M16C/20, and M16C/Tiny Series Software Manual** for details.




Figure 3.1 Memory Map

## 4. Special Function Registers (SFRs)

An SFR (Special Function Register) is a control register for a peripheral function. Tables 4.1 to 4.14 list SFR information.

**Table 4.1 SFR Information (1) (1)**

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00000000b <sup>(2)</sup>
0005h	Processor Mode Register 1	PM1	00001000b
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	CM2	0X000010b <sup>(3)</sup>
000Dh			
000Eh			
000Fh			
0010h	Program 2 Area Control Register	PRG2C	XXXXXXXX0b
0011h			
0012h	Peripheral Clock Select Register	PCLKR	00000011b
0013h			
0014h			
0015h	Clock Prescaler Reset Flag	CPSRF	0XXXXXXXXb
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch			
001Dh			
001Eh	Processor Mode Register 2	PM2	XX000X01b <sup>(3)</sup>
001Fh			
0020h			
0021h			
0022h			
0023h			
0024h			
0025h			
0026h			
0027h			
0028h			
0029h			
002Ah			
002Bh			
002Ch			
002Dh			
002Eh			
002Fh			

NOTES:

X: Undefined

1. The blank areas are reserved and cannot be accessed by users.
2. Software reset, watchdog timer reset, and oscillation stop detection reset do not affect the following: Bits PM01 and PM00 in the PM0 register
3. Oscillation stop detection reset do not affect bits CM20, CM21, and CM27.

**Table 4.2 SFR Information (2) (1)**

Address	Register	Symbol	After Reset
0030h			
0031h			
0032h			
0033h			
0034h			
0035h			
0036h			
0037h			
0038h			
0039h			
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h			
0042h			
0043h			
0044h			
0045h	Timer B5 Interrupt Control Register	TB5IC	XXXXX000b
0046h	Timer B4 Interrupt Control Register, UART1 BUS Collision Detection Interrupt Control Register	TB4IC, U1BCNIC	XXXXX000b
0047h	Timer B3 Interrupt Control Register, UART0 BUS Collision Detection Interrupt Control Register	TB3IC, U0BCNIC	XXXXX000b
0048h	Timer Compare 0 Interrupt Control Register	BBTIM0IC	XXXXX000b
0049h	Timer Compare 1 Interrupt Control Register	BBTIM1IC	XXXXX000b
004Ah	UART2 BUS Collision Detection Interrupt Control Register	BCNIC	XXXXX000b
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXXX000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register (2)	ADIC	XXXXX000b
004Fh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
0050h	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	Timer A0 Interrupt Control Register	TA0IC	XXXXX000b
0056h	Timer A1 Interrupt Control Register	TA1IC	XXXXX000b
0057h	Timer A2 Interrupt Control Register	TA2IC	XXXXX000b
0058h	Timer A3 Interrupt Control Register	TA3IC	XXXXX000b
0059h	Timer A4 Interrupt Control Register	TA4IC	XXXXX000b
005Ah	Timer B0 Interrupt Control Register	TB0IC	XXXXX000b
005Bh	Timer B1 Interrupt Control Register	TB1IC	XXXXX000b
005Ch	Timer B2 Interrupt Control Register	TB2IC	XXXXX000b
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Fh	Timer Compare 2 Interrupt Control Register	BBTIM2IC	XXXXX000b

## NOTES:

X: Undefined

1. The blank areas are reserved and cannot be accessed by users.
2. Reserved area in the 48-pin version. No access is allowed.

**Table 4.3 SFR Information (3) (1)**

Address	Register	Symbol	After Reset
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h	DMA2 Interrupt Control Register	DM2IC	XXXXX000b
006Ah	DMA3 Interrupt Control Register	DM3IC	XXXXX000b
006Bh	Transmit Complete Interrupt Control Register	BBTXIC	XXXXX000b
006Ch	Bank 0 Receive Complete/IDLE Interrupt Control Register	BBRX0IC/BBIDLEIC	XXXXX000b
006Dh	Bank 1 Receive Complete/Clock Regulator Interrupt Control Register	BBRX1IC/BBCREGIC	XXXXX000b
006Eh	Address Filter Interrupt Control Register	BBADFIC	XXXXX000b
006Fh	CCA Complete Interrupt Control Register	BBCCAIC	XXXXX000b
0070h	PLL Lock Detection Interrupt Control Register	BBPLLIC	XXXXX000b
0071h	Transmit Overrun Interrupt Control Register	BBTXORIC	XXXXX000b
0072h	Receive Overrun 0 Interrupt Control Register	BBRXOR0IC	XXXXX000b
0073h	Receive Overrun 1 Interrupt Control Register	BBRXOR1IC	XXXXX000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
0080h	LED Port Switch Register	LEDCON	00h
0081h			
0082h	Key Input Control Register 0	KICON0	00h
0083h	Key Input Control Register 1	KICON1	00h
0084h	Timer A I/O Control Register	TAIOCON	00h
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h to 00FFh			

NOTE:

1. The blank areas are reserved and cannot be accessed by users.

X: Undefined

**Table 4.4 SFR Information (4) (1)**

Address	Register	Symbol	After Reset
0100h	Baseband Control Register	BBCON	00h
0101h	Transmit/Receive Reset Register	BBTXRXRST	00h
0102h	Transmit/Receive Mode Register 0	BBTXRXMODE0	00h
0103h	Transmit/Receive Mode Register 1	BBTXRXMODE1	06h
0104h	Receive Frame Length Register	BBRXFLEN	00h
0105h	Receive Data Counter Register	BBRXCOUNT	00h
0106h	RSSI/CCA Result Register	BBRSSICCARSLT	00h
0107h	Transmit/Receive Status Register 0	BBTXRXST0	80h
0108h	Transmit Frame Length Register	BBTXFLEN	00h
0109h	Transmit/Receive Mode Register 2	BBTXRXMODE2	00h
010Ah	Transmit/Receive Mode Register 3	BBTXRXMODE3	00h
010Bh	Receive Level Threshold Set Register	BBLVLVTH	00h
010Ch	Transmit/Receive Control Register	BBTXRXCON	00h
010Dh	CSMA Control Register 0	BBCSMACON0	00h
010Eh	CCA Threshold Level Set Register	BBCCAVTH	00h
010Fh	Transmit/Receive Status Register 1	BBTXRXST1	00h
0110h	RF Control Register	BBRFCON	00h
0111h	Transmit/Receive Mode Register 4	BBTXRXMODE4	00h
0112h	CSMA Control Register 1	BBCSMACON1	9Ch
0113h	CSMA Control Register 2	BBCSMACON2	05h
0114h	PAN Identifier Register	BBPANID	00h
0115h			00h
0116h	Short Address Register	BBSHORTAD	00h
0117h			00h
0118h	Expansion Address Register	BBEXTENDAD0	00h
0119h			00h
011Ah		BBEXTENDAD1	00h
011Bh			00h
011Ch		BBEXTENDAD2	00h
011Dh			00h
011Eh		BBEXTENDAD3	00h
011Fh			00h
0120h	Timer Read-Out Register 0	BBTIMEREAD0	00h
0121h			00h
0122h	Timer Read-Out Register 1	BBTIMEREAD1	00h
0123h			00h
0124h	Timer Compare 0 Register 0	BBTCOMP0REG0	00h
0125h			00h
0126h	Timer Compare 0 Register 1	BBTCOMP0REG1	00h
0127h			00h
0128h	Timer Compare 1 Register 0	BBTCOMP1REG0	00h
0129h			00h
012Ah	Timer Compare 1 Register 1	BBTCOMP1REG1	00h
012Bh			00h
012Ch	Timer Compare 2 Register 0	BBTCOMP2REG0	00h
012Dh			00h
012Eh	Timer Compare 2 Register 1	BBTCOMP2REG1	00h
012Fh			00h
0130h	Time Stamp Register 0	BBTSTAMP0	00h
0131h			00h
0132h	Time Stamp Register 1	BBTSTAMP1	00h
0133h			00h
0134h	Timer Control Register	BBTIMECON	00h
0135h	Backoff Period Register	BBBOFFPROD	00h
0136h			
0137h			
0138h			
0139h			
013Ah	PLL Division Register 0	BBPLLDIVL	65h
013Bh	PLL Division Register 1	BBPLLDIVH	09h
013Ch	Transmit Output Power Register	BBTXOUTPWR	00h
013Dh	RSSI Offset Register	BBRSSIOFS	EEh
013Eh			
013Fh			

NOTE:

1. The blank areas are reserved and cannot be accessed by users.

X: Undefined

**Table 4.5 SFR Information (5) (1)**

Address	Register	Symbol	After Reset
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h	Verification Mode Set Register	BBEVAREG	00h
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h	IDLE Wait Set Register	BBIDLEWAIT	19h
0177h			
0178h			
0179h			
017Ah	ANTSW Output Timing Set Register	BBANTSWTIMG	72h
017Bh			
017Ch	RF Initial Set Register	BBRFINI	XXh
017Dh			XXh
017Eh			
017Fh			

NOTE:

1. The blank areas are reserved and cannot be accessed by users.

X: Undefined

**Table 4.6 SFR Information (6) (1)**

Address	Register	Symbol	After Reset
0180h	DMA0 Source Pointer	SAR0	XXh
0181h			XXh
0182h			0Xh
0183h			
0184h	DMA0 Destination Pointer	DAR0	XXh
0185h			XXh
0186h			0Xh
0187h			
0188h	DMA0 Transfer Counter	TCR0	XXh
0189h			XXh
018Ah			
018Bh			
018Ch	DMA0 Control Register	DM0CON	00000X00b
018Dh			
018Eh			
018Fh			
0190h	DMA1 Source Pointer	SAR1	XXh
0191h			XXh
0192h			0Xh
0193h			
0194h	DMA1 Destination Pointer	DAR1	XXh
0195h			XXh
0196h			0Xh
0197h			
0198h	DMA1 Transfer Counter	TCR1	XXh
0199h			XXh
019Ah			
019Bh			
019Ch	DMA1 Control Register	DM1CON	00000X00b
019Dh			
019Eh			
019Fh			
01A0h	DMA2 Source Pointer	SAR2	XXh
01A1h			XXh
01A2h			0Xh
01A3h			
01A4h	DMA2 Destination Pointer	DAR2	XXh
01A5h			XXh
01A6h			0Xh
01A7h			
01A8h	DMA2 Transfer Counter	TCR2	XXh
01A9h			XXh
01AAh			
01ABh			
01ACh	DMA2 Control Register	DM2CON	00000X00b
01ADh			
01AEh			
01AFh			
01B0h	DMA3 Source Pointer	SAR3	XXh
01B1h			XXh
01B2h			0Xh
01B3h			
01B4h	DMA3 Destination Pointer	DAR3	XXh
01B5h			XXh
01B6h			0Xh
01B7h			
01B8h	DMA3 Transfer Counter	TCR3	XXh
01B9h			XXh
01BAh			
01BBh			
01BCh	DMA3 Control Register	DM3CON	00000X00b
01BDh			
01BEh			
01BFh			

NOTE:

1. The blank areas are reserved and cannot be accessed by users.

X: Undefined



**Table 4.7 SFR Information (7) (1)**

Address	Register	Symbol	After Reset
01C0h			
01C1h			
01C2h			
01C3h			
01C4h			
01C5h			
01C6h			
01C7h			
01C8h	Timer B Count Source Select Register 0	TBCS0	00h
01C9h	Timer B Count Source Select Register 1	TBCS1	X0h
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h	Timer A Count Source Select Register 0	TACS0	00h
01D1h	Timer A Count Source Select Register 1	TACS1	00h
01D2h	Timer A Count Source Select Register 2	TACS2	X0h
01D3h			
01D4h			
01D5h	Timer A Waveform Output Function Select Register	TAPOFS	XXX00000b
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h			
01E1h			
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h	Timer B Count Source Select Register 2	TBCS2	00h
01E9h	Timer B Count Source Select Register 3	TBCS3	X0h
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h			
01F1h			
01F2h			
01F3h			
01F4h			
01F5h			
01F6h			
01F7h			
01F8h			
01F9h			
01FAh			
01FBh			
01FCh			
01FDh			
01FEh			
01FFh			

NOTE:

1. The blank areas are reserved and cannot be accessed by users.

X: Undefined

**Table 4.8 SFR Information (8) (1)**

Address	Register	Symbol	After Reset
0200h			
0201h			
0202h			
0204h			
0203h			
0205h			
0206h	Interrupt Source Select Register 2	IFSR2A	00h
0207h	Interrupt Source Select Register	IFSR	00h
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh			
020Eh	Address Match Interrupt Enable Register	AIER	XXXXXX00b
020Fh	Address Match Interrupt Enable Register 2	AIER2	XXXXXX00b
0210h	Address Match Interrupt Register 0	RMAD0	00h
0211h			00h
0212h			X0h
0213h			
0214h	Address Match Interrupt Register 1	RMAD1	00h
0215h			00h
0216h			X0h
0217h			
0218h	Address Match Interrupt Register 2	RMAD2	00h
0219h			00h
021Ah			X0h
021Bh			
021Ch	Address Match Interrupt Register 3	RMAD3	00h
021Dh			00h
021Eh			X0h
021Fh			
0220h	Flash Memory Control Register 0	FMR0	00000001b
0221h	Flash Memory Control Register 1	FMR1	00X0XX0Xb
0222h	Flash Memory Control Register 2	FMR2	XXXX0000b
0223h			
0224h			
0225h			
0226h			
0227h			
0228h			
0229h			
022Ah			
022Bh			
022Ch			
022Dh			
022Eh			
022Fh			
0230h	Flash Memory Control Register 6	FMR6	XX0XXX00b
0231h			
0232h			
0233h			
0234h			
0235h			
0236h			
0237h			
0238h			
0239h			
023Ah			
023Bh			
023Ch			
023Dh			
023Eh			
023Fh			

NOTE:

X: Undefined

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.9 SFR Information (9) (1)**

Address	Register	Symbol	After Reset
0240h			
0241h			
0242h			
0243h			
0244h	UART0 Special Mode Register 4	U0SMR4	00h
0245h	UART0 Special Mode Register 3	U0SMR3	000X0X0Xb
0246h	UART0 Special Mode Register 2	U0SMR2	X0000000b
0247h	UART0 Special Mode Register	U0SMR	X0000000b
0248h	UART0 Transmit/Receive Mode Register	U0MR	00h
0249h	UART0 Bit Rate Register	U0BRG	XXh
024Ah	UART0 Transmit Buffer Register	U0TB	XXh
024Bh			XXh
024Ch	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
024Dh	UART0 Transmit/Receive Control Register 1	U0C1	00XX0010b
024Eh	UART0 Receive Buffer Register	U0RB	XXh
024Fh			XXh
0250h	UART Transmit/Receive Control Register 2	U0CON	X0000000b
0251h			
0252h			
0253h			
0254h	UART1 Special Mode Register 4	U1SMR4	00h
0255h	UART1 Special Mode Register 3	U1SMR3	000X0X0Xb
0256h	UART1 Special Mode Register 2	U1SMR2	X0000000b
0257h	UART1 Special Mode Register	U1SMR	X0000000b
0258h	UART1 Transmit/Receive Mode Register	U1MR	00h
0259h	UART1 Bit Rate Register	U1BRG	XXh
025Ah	UART1 Transmit Buffer Register	U1TB	XXh
025Bh			XXh
025Ch	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
025Dh	UART1 Transmit/Receive Control Register 1	U1C1	00XX0010b
025Eh	UART1 Receive Buffer Register	U1RB	XXh
025Fh			XXh
0260h			
0261h			
0262h			
0263h			
0264h	UART2 Special Mode Register 4	U2SMR4	00h
0265h	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
0266h	UART2 Special Mode Register 2	U2SMR2	X0000000b
0267h	UART2 Special Mode Register	U2SMR	X0000000b
0268h	UART2 Transmit/Receive Mode Register	U2MR	00h
0269h	UART2 Bit Rate Register	U2BRG	XXh
026Ah	UART2 Transmit Buffer Register	U2TB	XXh
026Bh			XXh
026Ch	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
026Dh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
026Eh	UART2 Receive Buffer Register	U2RB	XXh
026Fh			XXh
0270h to 02FFh			

NOTE:

X: Undefined

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.10 SFR Information (10) (1)**

Address	Register	Symbol	After Reset
0300h	Timer B3, B4, B5 Count Start Flag	TBSR	000XXXXb
0301h			
0302h			
0303h			
0304h			
0305h			
0306h			
0307h			
0308h			
0309h			
030Ah			
030Bh			
030Ch			
030Dh			
030Eh			
030Fh			
0310h	Timer B3 Register	TB3	XXh
0311h			XXh
0312h	Timer B4 Register	TB4	XXh
0313h			XXh
0314h	Timer B5 Register	TB5	XXh
0315h			XXh
0316h			
0317h			
0318h			
0319h			
031Ah			
031Bh	Timer B3 Mode Register	TB3MR	00XX0000b
031Ch	Timer B4 Mode Register	TB4MR	00XX0000b
031Dh	Timer B5 Mode Register	TB5MR	00XX0000b
031Eh			
031Fh			
0320h	Count Start Flag	TABSR	00h
0321h			
0322h	One-Shot Start Flag	ONSF	00h
0323h	Trigger Select Register	TRGSR	00h
0324h	Up/Down Flag	UDF	00h
0325h			
0326h	Timer A0 Register	TA0	XXh
0327h			XXh
0328h	Timer A1 Register	TA1	XXh
0329h			XXh
032Ah	Timer A2 Register	TA2	XXh
032Bh			XXh
032Ch	Timer A3 Register	TA3	XXh
032Dh			XXh
032Eh	Timer A4 Register	TA4	XXh
032Fh			XXh
0330h	Timer B0 Register	TB0	XXh
0331h			XXh
0332h	Timer B1 Register	TB1	XXh
0333h			XXh
0334h	Timer B2 Register	TB2	XXh
0335h			XXh
0336h	Timer A0 Mode Register	TA0MR	00h
0337h	Timer A1 Mode Register	TA1MR	00h
0338h	Timer A2 Mode Register	TA2MR	00h
0339h	Timer A3 Mode Register	TA3MR	00h
033Ah	Timer A4 Mode Register	TA4MR	00h
033Bh	Timer B0 Mode Register	TB0MR	00XX0000b
033Ch	Timer B1 Mode Register	TB1MR	00XX0000b
033Dh	Timer B2 Mode Register	TB2MR	00XX0000b
033Eh			
033Fh			

NOTE:

1. The blank areas are reserved and cannot be accessed by users.

X: Undefined

**Table 4.11 SFR Information (11) (1)**

Address	Register	Symbol	After Reset
0340h			
0341h			
0342h			
0343h			
0344h			
0345h			
0346h			
0347h			
0348h			
0349h			
034Ah			
034Bh			
034Ch			
034Dh			
034Eh			
034Fh			
0350h			
0351h			
0352h			
0353h			
0354h			
0355h			
0356h			
0357h			
0358h			
0359h			
035Ah			
035Bh			
035Ch			
035Dh			
035Eh			
035Fh			
0360h			
0361h	Pull-Up Control Register 1	PUR1	00000000b
0362h	Pull-Up Control Register 2	PUR2	00h
0363h			
0364h			
0365h			
0366h			
0367h			
0368h			
0369h			
036Ah			
036Bh			
036Ch			
036Dh			
036Eh			
036Fh			

NOTE:

- The blank areas are reserved and cannot be accessed by users.

X: Undefined

**Table 4.12 SFR Information (12) (1)**

Address	Register	Symbol	After Reset
0370h			
0371h			
0372h			
0373h			
0374h			
0375h			
0376h			
0377h			
0378h			
0379h			
037Ah			
037Bh			
037Ch	Count Source Protection Mode Register	CSPR	00h (2)
037Dh	Watchdog Timer Reset Register	WDTR	XXh
037Eh	Watchdog Timer Start Register	WDTS	XXh
037Fh	Watchdog Timer Control Register	WDC	00XXXXXXb
0380h			
0381h			
0382h			
0383h			
0384h			
0385h			
0386h			
0387h			
0388h			
0389h			
038Ah			
038Bh			
038Ch			
038Dh			
038Eh			
038Fh			
0390h	DMA2 Source Select Register	DM2SL	00h
0391h			
0392h	DMA3 Source Select Register	DM3SL	00h
0393h			
0394h			
0395h			
0396h			
0397h			
0398h	DMA0 Source Select Register	DM0SL	00h
0399h			
039Ah	DMA1 Source Select Register	DM1SL	00h
039Bh			
039Ch			
039Dh			
039Eh			
039Fh			

NOTES:

X: Undefined

1. The blank areas are reserved and cannot be accessed by users.
2. When the CSPROINT bit in the OFS1 address is set to 0, value after reset is 10000000b

**Table 4.13 SFR Information (13) (1)**

Address	Register	Symbol	After Reset
03A0h			
03A1h			
03A2h			
03A3h			
03A4h			
03A5h			
03A6h			
03A7h			
03A8h			
03A9h			
03AAh			
03ABh			
03ACh			
03ADh			
03AEh			
03AFh			
03B0h			
03B1h			
03B2h			
03B3h			
03B4h			
03B5h			
03B6h			
03B7h			
03B8h			
03B9h			
03BAh			
03BBh			
03BCh	CRC Data Register	CRCD	XXh
03BDh			XXh
03BEh	CRC Input Register	CRCIN	XXh
03BFh			
03C0h	A/D Register 0 (2)	AD0	XXXXXXXXb 000000XXb
03C1h			
03C2h	A/D Register 1 (2)	AD1	XXXXXXXXb 000000XXb
03C3h			
03C4h	A/D Register 2 (2)	AD2	XXXXXXXXb 000000XXb
03C5h			
03C6h	A/D Register 3 (2)	AD3	XXXXXXXXb 000000XXb
03C7h			
03C8h	A/D Register 4 (2)	AD4	XXXXXXXXb 000000XXb
03C9h			
03CAh	A/D Register 5 (2)	AD5	XXXXXXXXb 000000XXb
03CBh			
03CCh	A/D Register 6 (2)	AD6	XXXXXXXXb 000000XXb
03CDh			
03CEh	A/D Register 7 (2)	AD7	XXXXXXXXb 000000XXb
03CFh			
03D0h			
03D1h			
03D2h			
03D3h			
03D4h	A/D Control Register 2 (2)	ADCON2	0000X00Xb
03D5h			
03D6h	A/D Control Register 0 (2)	ADCON0	00000XXXb
03D7h	A/D Control Register 1 (2)	ADCON1	0000X000b
03D8h			
03D9h			

## NOTES:

1. The blank areas are reserved and cannot be accessed by users.
2. 64-pin version only.

X: Undefined

**Table 4.14 SFR Information (14) (1)**

Address	Register	Symbol	After Reset
03DAh			
03DBh			
03DCh			
03DDh			
03DEh			
03DFh			
03E0h			
03E1h			
03E2h			
03E3h			
03E4h			
03E5h			
03E6h			
03E7h			
03E8h			
03E9h	Port P5 Register	P5	XXh
03EAh			
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h			
03F2h	Port P8 Direction Register	PD8	00h
03F3h			
03F4h	Port P10 Register (2)	P10	XXh
03F5h			
03F6h	Port P10 Direction Register (2)	PD10	00h
03F7h			
03F8h			
03F9h			
03FAh			
03FBh			
03FCh			
03FDh			
03FEh			
03FFh			
D000h to D09Fh			
D100h to D17Eh	Transmit RAM	TRANSMIT_RAM_START TRANSMIT_RAM_END	
D17Fh			
D180h to D1FEh	Receive RAM	RECIEVE_RAM_START RECIEVE_RAM_END	
D1FFh to D7FFh			
FFFFh	Option Function Select Address	OFS1	(NOTE 3)

## NOTES:

X: Undefined

1. The blank areas are reserved and cannot be accessed by users.
2. Reserved area in the 48-pin version. No access is allowed.
3. The OFS1 address is set to FFh when a block including the OFS1 address is erased.



## 5. Reset

Hardware reset, software reset, watchdog timer reset and oscillation stop detection reset are available to reset the microcomputer.

### 5.1 Hardware Reset

The microcomputer resets pins, the CPU, and SFR by setting the  $\overline{\text{RESET}}$  pin. If the supply voltage meets the recommended operating conditions, the microcomputer resets all pins, the CPU, and SFR when an “L” signal is applied to the  $\overline{\text{RESET}}$  pin.

When the signal applied to the  $\overline{\text{RESET}}$  pin changes low (“L”) to high (“H”), the microcomputer executes the program in an address indicated by the reset vector. The 125 kHz on-chip oscillator clock divided by 8 is automatically selected as a CPU clock after reset.

Refer to 4. “Special Function Registers (SFRs)” for SFR states after reset.

The internal RAM is not reset. When an “L” signal is applied to the  $\overline{\text{RESET}}$  pin while writing data to the internal RAM, the internal RAM is in an indeterminate state.

Figure 5.1 shows an Example Reset Circuit. Table 5.1 lists Pin Status When  $\overline{\text{RESET}}$  Pin Level is “L”. Figure 5.2 shows a Reset Sequence.

#### 5.1.1 Reset on a Stable Supply Voltage

- (1) Apply “L” to the  $\overline{\text{RESET}}$  pin
- (2) Wait for  $1/f_{\text{OCO-S}} \times 20$
- (3) Apply an “H” signal to the  $\overline{\text{RESET}}$  pin

#### 5.1.2 Power-on Reset

- (1) Apply “L” to the  $\overline{\text{RESET}}$  pin
- (2) Raise the supply voltage to the recommended operating level
- (3) Insert  $t_{\text{d(P-R)}}$  ms as wait time for the internal voltage to stabilize
- (4) Wait for  $1/f_{\text{OCO-S}} \times 20$
- (5) Apply “H” to the  $\overline{\text{RESET}}$  pin





Figure 5.1 Example Reset Circuit

**Table 5.1 Pin Status When  $\overline{\text{RESET}}$  Pin Level is “L”**

Pin Name	Pin Status	
	64-Pin Version	48-Pin Version
P5_5	Input port	Input port
P5_7	Input port	Input port
P6	Input port	Input port
P7_0 to P7_3	Input port	Input port
P7_4 to P7_7	Input port	–
P8_0, P8_1	Input port	–
P8_2, P8_3, P8_5 to P8_7	Input port	Input port
P10	Input port	–

**Figure 5.2 Reset Sequence**

## 5.2 Software Reset

The microcomputer resets pins, the CPU, and SFRs when the PM03 bit in the PM0 register is set to 1 (microcomputer reset). Then the microcomputer executes the program in an address determined by the reset vector. The 125 kHz on-chip oscillator clock divided by 8 is automatically selected as a CPU clock after reset.

In the software reset, the microcomputer does not reset a part of the SFRs. Refer to 4. “**Special Function Registers (SFRs)**” for details.

The internal RAM is not reset.

## 5.3 Watchdog Timer Reset

The microcomputer resets pins, the CPU, and SFRs when the PM12 bit in the PM1 register is set to 1 (reset when watchdog timer underflows) and the watchdog timer underflows. Then the microcomputer executes the program in an address determined by the reset vector. The 125 kHz on-chip oscillator clock divided by 8 is automatically selected as a CPU clock after reset.

In the watchdog timer reset, the microcomputer does not reset a part of the SFRs. Refer to 4. “**Special Function Registers (SFRs)**” for details.

The internal RAM is not reset. When the watchdog timer underflows while writing data to the internal RAM, the internal RAM is in an indeterminate state.

Refer to 10. “**Watchdog Timer**” for details.

## 5.4 Oscillation Stop Detection Reset

The microcomputer resets and stops pins, the CPU, and SFRs when the CM27 bit in the CM2 register is 0 (reset when oscillation stop detected), if it detects main clock oscillation circuit stop. Refer to 7.6 “**Oscillation Stop and Re-Oscillation Detect Function**” for details.

In the oscillation stop detection reset, the microcomputer does not reset a part of the SFRs. Refer to 4. “**Special Function Registers (SFRs)**” for details. Processor mode remains unchanged since bits PM01 to PM00 in the PM0 register are not reset.

### 5.5 Internal Space

Figure 5.3 shows CPU Register Status After Reset. Refer to 4. “Special Function Registers (SFRs)” for SFR states after reset.




Figure 5.3 CPU Register Status After Reset

## 6. Processor Mode

### 6.1 Types of Processor Mode

Three processor modes are available to choose from: single-chip mode. Table 6.1 lists the Features of Processor Modes.

**Table 6.1 Features of Processor Modes**

Processor Modes	Access Space	Pins Which Are Assigned I/O Ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins

### 6.2 Setting Processor Modes


Processor mode is set by using the CNVSS pin.

Table 6.2 lists the Processor Mode After Hardware Reset.


**Table 6.2 Processor Mode After Hardware Reset**

CNVSS Pin Input Level	Processor Modes
VSS	Single-chip mode


Figures 6.1 to 6.3 show the processor mode associated registers. Figure 6.4 show the Memory Map in Single-Chip Mode.



**Figure 6.1 PM0 Register**



**Figure 6.2 PM1 Register**



**Figure 6.3 PRG2C Register**

### 6.3 Internal Memory

The internal RAM can be used in all processor modes.

The internal ROM is used in single-chip mode. Three internal ROMs are available: data flash, program ROM 2, and program ROM 1.

Data flash includes block A (addresses 0E000h to 0EFFFh) and block B (addresses 0F000h to 0FFFFh). When data flash is enabled by the setting of the PM10 bit in the PM1 register, both block A and block B can be used. Table 6.3 lists Data Flash (Addresses 0E000h to 0FFFFh).

**Table 6.3 Data Flash (Addresses 0E000h to 0FFFFh)**

PM10 Bit in PM1 Register	0	1
Single-chip mode	Unusable	Data flash


Set the PRG2C0 bit in the PRG2C register to select program ROM 2. Table 6.4 lists Program ROM 2 (Addresses 10000h to 13FFFh).

Do not use the last 16 bytes (addresses 13FF0h to 13FFFh) when using program ROM 2 in single-chip mode or memory expansion mode. These bytes are assigned as the user boot code area (refer to **18.1.2 “User Boot Function”**).

**Table 6.4 Program ROM 2 (Addresses 10000h to 13FFFh)**

PRG2C0 bit in PRG2C Register	0	1
Single-chip mode	Program ROM 2	Unusable

Figure 6.4 shows the Memory Map in Single-Chip Mode.



**Figure 6.4 Memory Map in Single-Chip Mode**

## 7. Clock Generation Circuit

### 7.1 Type of the Clock Generation Circuit

3 circuits are incorporated to generate the system clock signal:

- Main clock oscillation circuit
- Subclock oscillation circuit
- 125 kHz on-chip oscillator

Table 7.1 lists the Clock Generation Circuit Specifications. Figure 7.1 shows the System Clock Generation Circuit. Figures 7.2 to 7.5 show the clock-related registers.

**Table 7.1 Clock Generation Circuit Specifications**

Item	Main Clock Oscillation Circuit	Subclock Oscillation Circuit	125 kHz On-Chip Oscillator
Use of clock	<ul style="list-style-type: none"> <li>• CPU clock source</li> <li>• Peripheral function clock source</li> <li>• Reference clock source for the transceiver</li> </ul>	<ul style="list-style-type: none"> <li>• CPU clock source</li> <li>• Clock source for timer A and B</li> </ul>	<ul style="list-style-type: none"> <li>• CPU clock source</li> <li>• Peripheral function clock source</li> <li>• CPU and peripheral function clock sources when the main clock stops oscillating</li> </ul>
Clock frequency	16 MHz (fixed)	32.768 kHz	About 125 kHz
Usable oscillator	Crystal oscillator	Crystal oscillator	–
Pins to connect oscillator	XIN, XOUT	XCIN, XCOU	–
Oscillation stop, restart function	Presence	Presence	Presence
Oscillator status after reset	Oscillating	Stopped	Oscillating
Other	–	Externally derived clock can be input	–

**NOTE:**

1. The main clock is fixed to 16 MHz since it is also used as the reference clock for the transceiver. Select the crystal oscillator so that the allowed frequency tolerance should be  $\pm 40$  ppm or less.




Figure 7.1 System Clock Generation Circuit






Figure 7.2 CM0 Register




Figure 7.3 CM1 Register




Figure 7.4 CM2 Register

Peripheral Clock Select Register <sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
0	0	0	0	0	0			PCLKR	0012h	00000011b	
								Bit Symbol	Bit Name	Function	RW
								PCLK0	Timers A and B clock select bit (clock source for Timers A and B)	0: f2TIMAB 1: f1TIMAB	RW
								PCLK1	SI/O clock select bit (clock source for UART0 to UART2)	0: f2SIO 1: f1SIO	RW
								— (b7-b2)	Reserved bits	Set to 0. Read as undefined value.	RW

## NOTE:

- Write to this register after setting the PRC0 bit in the PRCR register to 1 (write enabled).

Processor Mode Register 2 <sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
X	X	0	0	X			1	PM2	001Eh	XX000X01b	
								Bit Symbol	Bit Name	Function	RW
								— (b0)	Reserved bit	Set to 1	RW
								PM21	System clock protection bit <sup>(2, 3)</sup>	0: Clock is protected by PRCR register 1: Clock modification disabled	RW
								— (b2)	No register bit. If necessary, set to 0. Read as undefined value.		—
								— (b3)	Reserved bit	Set to 0	RW
								PM24	P8_5/ $\overline{\text{NMI}}$ function select bit <sup>(2)</sup>	0: Port P8_5 function 1: $\overline{\text{NMI}}$ function	RW
								— (b5)	Reserved bit	Set to 0	RW
								— (b7-b6)	No register bits. If necessary, set to 0. Read as undefined value.		—

## NOTES:

- Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled).
- Once this bit is set to 1, it cannot be cleared to 0 in a program.
- If the PM21 bit is set to 1, writing to the following bits has no effect:
  - CM02 bit in CM0 register
  - CM05 bit in CM0 register (main clock does not stop)
  - CM07 bit in CM0 register (clock source for the CPU clock does not change)
  - CM10 bit in CM1 register (stop mode is not entered)
  - CM20 bit in CM2 register (oscillation stop and re-oscillation detection function settings do not change)
 Be aware that the WAIT instruction cannot be executed when the PM21 bit = 1.

Figure 7.5 PCLKR Register and PM2 Register


The following describes the clocks generated by the clock generation circuit.

### 7.1.1 Main Clock

This clock is provided by the main clock oscillation circuit. It is used as the reference clock source for the CPU and peripheral function clocks and the transceiver. The main clock oscillation circuit is configured by connecting a resonator between pins XIN and XOUT. The main clock oscillation circuit contains a feedback resistor, which is disconnected from the oscillation circuit during stop mode in order to reduce the amount of power consumed in the chip. Figure 7.6 shows the Examples of Main Clock Connection Circuit.

The power consumption in the chip can be reduced by setting the CM05 bit in the CM0 register to 1 (main clock oscillation circuit turned off) after switching the clock source for the CPU clock to a subclock or 125 kHz on-chip oscillation clock. In this case, XOUT goes “H”.

During stop mode, all clocks including the main clock are turned off. Refer to 7.4 “Power Control” for details.



**Figure 7.6 Examples of Main Clock Connection Circuit**

### 7.1.2 Subclock

The subclock is generated by the subclock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fC clock with the same frequency as that of the subclock can be output from the CLKOUT pin.

The subclock oscillation circuit is configured by connecting a crystal resonator between pins XCIN and XCOUT. The subclock oscillation circuit contains a feedback resistor, which is disconnected from the oscillation circuit during stop mode in order to reduce the amount of power consumed in the chip. The subclock oscillation circuit may also be configured by feeding an externally generated clock to the XCIN pin.

Figure 7.7 shows the Examples of Subclock Connection Circuit.

After reset, the subclock is turned off. At this time, the feedback resistor is disconnected from the oscillation circuit.

To use the subclock for the CPU clock, set the CM07 bit in the CM0 register to 1 (subclock) after the subclock becomes oscillating stably.

During stop mode, all clocks including the subclock are turned off. Refer to **7.4 “Power Control”** for details.




Figure 7.7 Examples of Subclock Connection Circuit

### 7.1.3 125 kHz On-Chip Oscillator Clock (fOCO-S)

This clock, approximately 125 kHz, is supplied by 125 kHz on-chip oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the CSPRO bit in the CSPR register is 1 (count source protection mode enabled), this clock is used as the count source for the watchdog timer (refer to **10.2 “Count Source Protection Mode Enabled”**).

After reset, the 125 kHz on-chip oscillator divided by 8 provides the CPU clock. It stops when the CM14 bit in the CM1 register is set to 0 (125 kHz on-chip oscillator stops). If the main clock stops oscillating when the CM20 bit in the CM2 register is 1 (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is 1 (oscillation stop, re-oscillation detection interrupt), the 125 kHz on-chip oscillator automatically starts operating and supplying the necessary clock for the microcomputer.

## 7.2 CPU Clock and Peripheral Function Clock

Two types of clock exist: CPU clock to operate the CPU Peripheral function clocks to operate the peripheral functions.

### 7.2.1 CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.

The main clock, subclock, or 125 kHz on-chip oscillator clock can be selected as the clock source for the CPU clock.

When the main clock or 125 kHz on-chip oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register to select a divide-by-n value.

After reset, the 125 kHz on-chip oscillator clock divided by 8 provides the CPU clock.

Note that when entering stop mode or when the CM05 bit in the CM0 register is set to 1 (stop) in low-speed mode, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode).

### 7.2.2 Peripheral Function Clock (f1, fC32)

These are operating clocks for the peripheral functions.

f1 is produced from the main clock or the 125 kHz on-chip oscillator clock, and is used for timers A and B, UART0 to UART2, and A/D converter (64-pin version only).

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to 1 (peripheral function clock f1 turned off during wait mode), or when the microcomputer is in low power consumption mode, the f1 clock is turned off.

The fC32 clock is produced from the subclock, and is used for timers A and B. This clock can be used when the subclock is on.

fOCO-S is used for timers A and B. fOCO-S can be used when the CM14 bit in the CM1 register is set to 0 (125 kHz on-chip oscillator oscillates).

Figure 7.8 shows the Peripheral Function Clock.




Figure 7.8 Peripheral Function Clock

### 7.3 Clock Output Function

During single-chip mode, the f8, f32, or fC clock can be output from the CLKOUT pin. Use bits CM01 and CM00 in the CM0 register to select.



## 7.4 Power Control

Normal operating mode, wait mode, and stop mode are provided as the power consumption control. All mode states, except wait mode and stop mode, are called normal operating mode in this document.

### 7.4.1 Normal Operating Mode

Normal operating mode is further classified into seven modes.

In normal operating mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock or subclock allow a sufficient wait time in a program until it becomes oscillating stably.

When the CPU clock source is changed from the 125 kHz on-chip oscillator to the main clock, change the operating mode to the medium speed mode (divided by 8 mode) after the clock was divided by 8 (the CM06 bit in the CM0 register was set to 1) in the 125 kHz on-chip oscillator mode.

#### 7.4.1.1 High-speed Mode

The main clock divided by 1 provides the CPU clock. If the subclock is on, fC32 can be used as the count source for timers A and B.

#### 7.4.1.2 Medium-Speed Mode

The main clock divided by 2, 4, 8, or 16 provides the CPU clock. If the subclock is on, fC32 can be used as the count source for timers A and B. If fOCO-S is oscillating, fOCO-S can be used as the count source for timers A and B.

#### 7.4.1.3 Low-Speed Mode

The subclock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit in the CM2 register is set to 0 (main clock), and the 125 kHz on-chip oscillator clock is used when the CM21 bit is set to 1 (125 kHz on-chip oscillator clock).

The fC32 clock can be used as the count source for timers A and B.

#### 7.4.1.4 Low Power Consumption Mode

In this mode, the main clock is turned off after being placed in low speed mode. The subclock provides the CPU clock. The fC32 clock can be used as the count source for timers A and B. If fOCO-S is oscillating, fOCO-S can be used as the count source for timers A and B.

Simultaneously when this mode is selected, the CM06 bit in the CM0 register becomes 1 (divided by 8 mode). In the low power consumption mode, do not change the CM06 bit. Consequently, the medium-speed (divided by 8) mode is to be selected when the main clock is operated next.

#### 7.4.1.5 125 kHz On-Chip Oscillator Mode

The 125 kHz on-chip oscillator clock divided by 1 (undivided), 2, 4, 8, or 16 provides the CPU clock. The 125 kHz on-chip oscillator clock is also the clock source for the peripheral function clocks. If the subclock is on, fC32 can be used as the count source for timers A and B. When the operating mode is returned to the high- and medium-speed modes, set the CM06 bit in the CM0 register to 1 (divided by 8 mode).

### 7.4.1.6 125 kHz On-Chip Oscillator Low Power Consumption Mode

The main clock is turned off after being placed in 125 kHz on-chip oscillator mode. The CPU clock can be selected as in the 125 kHz on-chip oscillator mode. The 125 kHz on-chip oscillator clock is the clock source for the peripheral function clocks. If the subclock is on, fC32 can be used as the count source for timers A and B.

**Table 7.2 Setting Clock Related Bit and Modes**

Mode		CM2 Register	CM1 Register		CM0 Register			
		CM21	CM14	CM17, CM16	CM07	CM06	CM05	CM04
High-speed mode		0	–	00b	0	0	0	–
Medium-speed mode	divided by 2	0	–	01b	0	0	0	–
	divided by 4	0	–	10b	0	0	0	–
	divided by 8	0	–	–	0	1	0	–
	divided by 16	0	–	11b	0	0	0	–
Low-speed mode		–	–	–	1	–	0	1
Low power consumption mode		0	–	–	1	1 (1)	1 (1)	1
125 kHz on-chip oscillator mode	divided by 1	1	0	00b	0	0	0	–
	divided by 2	1	0	01b	0	0	0	–
	divided by 4	1	0	10b	0	0	0	–
	divided by 8	1	0	–	0	1	0	–
	divided by 16	1	0	11b	0	0	0	–
125 kHz on-chip oscillator low power consumption mode		1	0	(2)	0	(2)	1	–

– indicates that either 0 or 1 is set.

**NOTES:**

1. When the CM05 bit is set to 1 (main clock turned off) in low-speed mode, the mode goes to low power consumption mode and the CM06 bit is set to 1 (divided by 8 mode) simultaneously.
2. The divide-by-n value can be selected the same way as in 125 kHz on-chip oscillator mode.

## 7.4.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU and the watchdog timer because they are operated by the CPU clock. However, if the CSPRO bit in the CSPR register is 1 (count source protection enabled), the watchdog timer remains active. Because the main clock, subclock, and 125 kHz on-chip oscillator clock all are on, the peripheral functions using these clocks keep operating.

### 7.4.2.1 Peripheral Function Clock Stop Function

If the CM02 bit in the CM0 register is 1 (peripheral function clock f1 turned off during wait mode), the f1 clock is turned off while in wait mode, with the power consumption reduced that much. However, fC32 and fOCO-S (clock source of Timers A and B) remain on for the CM02 bit.

### 7.4.2.2 Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

### 7.4.2.3 Pin Status during Wait Mode

Table 7.3 lists Pin Status during Wait Mode.

**Table 7.3 Pin Status during Wait Mode**

Pin		Single-Chip Mode
I/O ports		Retains status before wait mode
CLKOUT	When fC selected	Does not stop
	When f8, f32 selected	Does not stop when the CM02 bit is 0. When the CM02 bit is 1, the status immediately prior to entering wait mode is maintained.

#### 7.4.2.4 Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset,  $\overline{\text{NMI}}$  interrupt, or peripheral function interrupt.

If the microcomputer is to exit wait mode by a hardware reset,  $\overline{\text{NMI}}$  interrupt, or set the peripheral function interrupt bits ILVL2 to ILVL0 to 000b (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If the CM02 bit is 0 (peripheral function clocks not turned off during wait mode), peripheral function interrupts can be used to exit wait mode. If the CM02 bit is 1 (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions activated by external signals can be used to exit wait mode.

**Table 7.4 Resets and Interrupts to Exit Wait Mode and Use Conditions**

Reset, Interrupt	CM02 = 0	CM02 = 1
$\overline{\text{NMI}}$ interrupt	Usable	Usable
Serial interface interrupt	Usable when operating with internal or external clock	Usable when operating with external clock
Key input interrupt	Usable	Usable
A/D conversion interrupt (64-pin version only)	Usable in one-shot mode or single sweep mode	Do not use
Timer A interrupt Timer B interrupt	Usable in all modes	Usable in event counter mode or when the count source is fC32 or fOCO-S
$\overline{\text{INT}}$ interrupt	Usable	Usable
Timer compare 0, 1, 2 interrupt	Usable	Do not use
Transmission complete interrupt	Usable	Do not use
Bank 0, 1 reception complete interrupt	Usable	Do not use
Address filter interrupt	Usable	Do not use
CCA interrupt	Usable	Do not use
PLL lock detection interrupt	Usable	Do not use
Transmission overrun interrupt	Usable	Do not use
Reception overrun 0, 1 interrupt	Usable	Do not use
IDLE interrupt	Usable	Do not use
Clock regulator interrupt	Usable	Do not use
Hardware reset	Usable	
Watchdog timer reset	Usable when count source protection mode is enabled (CSPRO = 1)	

Table 7.4 lists the Resets and Interrupts to Exit Wait Mode and Use Conditions.

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

- (1) Set bits ILVL2 to ILVL0 in the interrupt control register, for peripheral function interrupts used to exit wait mode.  
Bits ILVL2 to ILVL0 in all other interrupt control registers, for peripheral function interrupts not used to exit wait mode, are set to 000b (interrupt disabled).
- (2) Set the I flag to 1.
- (3) Start operating the peripheral functions used to exit wait mode.  
When the peripheral function interrupt is used, an interrupt routine is performed after an interrupt request is generated and then the CPU clock is supplied again.

When the microcomputer exits wait mode by the peripheral function interrupt, the CPU clock is the same clock as the CPU clock executing the WAIT instruction.

### 7.4.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to VCC pin is V<sub>RAM</sub> or greater, the internal RAM is retained.

However, the peripheral functions activated by external signals keep operating. The following resets and interrupts can be used to exit stop mode. Table 7.5 lists Resets and Interrupts to Stop Mode and Use Conditions.

**Table 7.5 Resets and Interrupts to Stop Mode and Use Conditions**

Reset, Interrupt	Condition
NMI interrupt	Usable
Key input interrupt	Usable
$\overline{\text{INT}}$ interrupt	Usable
Timer A interrupt Timer B interrupt	Usable when counting external pulses in event counter mode
Serial interface interrupt	Usable when external clock is selected
Hardware reset 1	Usable

#### 7.4.3.1 Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit in the CM1 register to 1 (all clocks turned off). At the same time, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode) and the CM15 bit in the CM1 register is set to 1 (main clock oscillator circuit drive capability high).

Before entering stop mode, set the CM20 bit in the CM2 register to 0 (oscillation stop, re-oscillation detection function disabled).

#### 7.4.3.2 Pin Status in Stop Mode

Table 7.6 lists Pin Status in Stop Mode.

**Table 7.6 Pin Status in Stop Mode**

Pin	Single-Chip Mode
I/O ports	Retains status just prior to stop mode
CLKOUT	"H"

### 7.4.3.3 Exiting Stop Mode

Stop mode is exited by a hardware reset,  $\overline{\text{NMI}}$  interrupt, or peripheral function interrupt.

When the hardware reset or  $\overline{\text{NMI}}$  interrupt is used to exit stop mode, set bits ILVL2 to ILVL0 in the interrupt control registers for the peripheral function interrupt to 000b (interrupt disabled) before setting the CM10 bit to 1.

When the peripheral function interrupt is used to exit stop mode, set the CM10 bit to 1 after the following settings are completed.

- (1) Set bits ILVL2 to ILVL0 in the interrupt control registers to decide the peripheral priority level of the peripheral function interrupt.

Set the interrupt priority levels of the interrupts, not being used to exit stop mode, to 0 by setting bits ILVL2 to ILVL0 to 000b (interrupt disabled).

- (2) Set the I flag to 1.

- (3) Start operation of peripheral function being used to exit stop mode.

When exiting stop mode by the peripheral function interrupt, the interrupt routine is performed after an interrupt request is generated and then the CPU clock is supplied again.

When stop mode is exited by the peripheral function interrupt or  $\overline{\text{NMI}}$  interrupt, the CPU clock source is as follows, in accordance with the CPU clock source setting before the microcomputer had entered stop mode.

- When the subclock is the CPU clock before entering stop mode: subclock
- When the main clock is the CPU clock source before entering stop mode: main clock divided by 8
- When the 125 kHz on-chip oscillator clock is the CPU clock source before entering stop mode: 125 kHz on-chip oscillator clock divided by 8

Figure 7.9 shows the Power Control Transition.




Figure 7.9 Power Control Transition

## 7.4.4 Power Control of Flash Memory

### 7.4.4.1 Flash Memory Control Register 0 (FMR0)

Flash Memory Control Register 0			
Bit	Symbol	Address	After Reset
b7		0220h	00000001b (Other than user boot mode) 00100000b (User boot mode)
b6			
b5	0		
b4			
b3			
b2			
b1			
b0			
Bit Symbol	Bit Name	Function	RW
FMR00	RY/ $\overline{\text{BY}}$ status flag	0: Busy (being written or erased) 1: Ready	RO
FMR01	CPU rewrite mode select bit	0: CPU rewrite mode disabled 1: CPU rewrite mode enabled	RW
FMR02	Lock bit disable select bit	0: Lock bit enabled 1: Lock bit disabled	RW
FMSTP	Flash memory stop bit	0: Flash memory operation enabled 1: Flash memory operation stopped (low power-mode, flash memory initialized)	RW
— (b4)	Reserved bit	Set to 0	RW
— (b5)	Reserved bit	Set to 0 in other than user boot mode. Set to 1 in user boot mode.	RW
FMR06	Program status flag	0: Terminated normally 1: Terminated in error	RO
FMR07	Erase Status Flag	0: Terminated normally 1: Terminated in error	RO

#### FMR01 (CPU rewrite mode select bit) (b1)

Commands can be accepted by setting the FMR01 bit to 1 (CPU rewrite mode enabled).

To set the FMR01 bit to 1, write 0 and then 1 in succession. Make sure no interrupts or DMA transfers will occur before writing 1 after writing 0.

Change the FMR01 bit when the PM24 bit in the PM2 register is 0 ( $\overline{\text{NMI}}$  interrupt disabled) or low is input to the NMI pin.

While in EW0 mode, write to this bit from a program in the RAM.

Enter read array mode, and then set this bit to 0.



### FMSTP (Flash memory stop bit) (b3)

The FMSTP bit resets flash memory control circuits and minimizes current consumption in the flash memory. Access to the internal flash memory is disabled when the FMSTP bit is set to 1 (flash memory operation stopped). Set the FMSTP bit by a program located in the RAM.

Set the FMSTP bit to 1 under the following condition.

- A flash memory access error occurs while erasing or programming in EW0 mode (the FMR00 bit does not switch back to 1 (ready)).

Use the following steps to rewrite the FMSTP bit.

To stop the flash memory:


- (1) Set the FMSTP bit to 1.
- (2) Wait the wait time to stabilize flash memory circuit (tps).

To restart the flash memory:

- (1) Set the FMSTP bit to 0.
- (2) Wait the wait time to stabilize flash memory circuit (tps).

The FMSTP bit is valid when the FMR01 bit is 1 (CPU rewrite mode). If the FMR01 bit is 0, although the FMSTP bit can be set to 1 by writing 1, the flash memory is neither placed in low-power mode nor initialized. When the FMR23 bit is set to 1 (low-current consumption read mode enabled), do not set the FMSTP bit in the FMR0 register to 1 (flash memory operation stopped). Also, when the FMSTP bit is set to 1, do not set the FMR23 bit to 1.

### 7.4.4.2 Flash Memory Control Register 2 (FMR2)



#### FMR22 (Slow read mode enable bit) (b2)

This bit enables mode which reduces the amount of current consumption when reading the flash memory. When rewriting the flash memory (CPU rewrite mode), set the FMR22 bit to 0 (slow read mode disabled).

To set the FMR22 bit to 1, write 0 and then 1 in succession. Make sure no interrupts or DMA transfers occur before writing 1 and after writing 0.

Set the FMR23 bit to 1 (low current consumption read mode enabled) after the FMR22 bit is set to 1 (slow read mode enabled). Also, set the FMR22 bit to 0 (slow read mode disabled) after the FMR23 bit is set to 0 (slow read mode disabled). Do not change bits FMR22 and FMR23 at the same time.

#### FMR23 (Low current consumption read mode enable bit) (b3)

When this bit is set, the slow read mode reduces the amount of current consumption when reading the flash memory. When rewriting the flash memory (CPU rewrite mode), set the FMR23 bit to 0 (low current consumption read mode disabled).

Low current consumption read mode can be used when the CM07 bit in the CM0 register is 1 (sub clock used as CPU clock). When the CM07 bit is 0, set the FMR23 bit to 0 (low current consumption read mode disabled).

To set the FMR23 bit to 1, write 0 and then 1 in succession. Make sure no interrupts or DMA transfers occur before writing 1 and after writing 0.

Set the FMR23 bit to 1 (low current consumption read mode enabled) after the FMR22 bit is set to 1 (slow read mode enabled). Also, set the FMR22 bit to 0 (slow read mode disabled) after the FMR23 bit is set to 0 (slow read mode disabled). Do not change bits FMR22 and FMR23 at the same time.

When the FMR23 bit is 1, do not set the FMSTP bit in the FMR0 register to 1 (flash memory stopped). Also, when the FMSTP bit is 1, do not set the FMR23 bit to 1.

When the FMR23 bit in the FMR2 register is 1 (low current consumption read mode enabled), do not enter wait mode or stop mode. To enter wait mode or stop mode, set the FMR23 bit to 0 (low current consumption read mode disabled) before entering.

### 7.4.4.3 Slow Read Mode

This mode can be used when  $f(\text{BCLK}) \leq 5 \text{ MHz}$  and the PM17 bit in the PM1 register is set to 1 (1 wait). Figure 7.10 shows Setting and Resetting of Slow Read Mode.




Figure 7.10 Setting and Resetting of Slow Read Mode

### 7.4.4.4 Low-Current Consumption Read Mode

This mode can be used when the CM07 bit in the CM0 register is set to 1 (subclock used as CPU clock). Figure 7.11 shows Setting and Resetting of Low-Current Consumption Read Mode.




Figure 7.11 Setting and Resetting of Low-Current Consumption Read Mode

## 7.5 System Clock Protection Function

The system clock protection function prohibits the CPU clock from changing clock sources when the main clock is selected as the CPU clock source. This is to prevent the CPU clock from stopping by an unexpected program operation.

When the PM21 bit in the PM2 register is set to 1 (clock change disabled), the following bits cannot be written to:

- Bits CM02, CM05, and CM07 in the CM0 register
- The CM10 bit in the CM1 register
- The CM20 bit in the CM2 register

When using the system clock protection function, set the CM05 bit in the CM0 register to 0 (main clock oscillation) and CM07 bit to 0 (main clock as CPU clock source) and follow the procedure below.

- (1) Set the PRC1 bit in the PRCR register to 1 (write to the PM2 register enabled).
- (2) Set the PM21 bit in the PM2 register to 1 (clock change disabled).
- (3) Set the PRC1 bit in the PRCR register to 0 (write to the PM2 register disabled).

When the PM21 bit is set to 1, do not execute the WAIT instruction.

## 7.6 Oscillation Stop and Re-Oscillation Detect Function

The oscillation stop and re-oscillation detect function is such that main clock oscillation circuit stop and re-oscillation are detected. At oscillation stop or re-oscillation detection, reset oscillation stop or re-oscillation detection interrupt are generated. Which is to be generated can be selected using the CM27 bit in the CM2 register. The oscillation stop and re-oscillation detect function can be enabled and disabled by the CM20 bit in the CM2 register. Table 7.7 lists a Specification Overview of Oscillation Stop and Re-Oscillation Detect Function.

**Table 7.7 Specification Overview of Oscillation Stop and Re-Oscillation Detect Function**

Item	Specification
Oscillation stop detectable clock and frequency bandwidth	$f(XIN) \geq 2 \text{ MHz}$
Enabling condition for oscillation stop, re-oscillation detect function	Set CM20 bit to 1 (enabled)
Operation at oscillation stop, re-oscillation detection	<ul style="list-style-type: none"> <li>• Reset occurs (when CM27 bit = 0)</li> <li>• Oscillation stop, re-oscillation detection interrupt generated (when CM27 bit = 1)</li> </ul>

### 7.6.1 Operation When CM27 bit = 0 (Oscillation Stop Detection Reset)

When main clock stop is detected when the CM20 bit is 1 (oscillation stop, re-oscillation detection function enabled), the microcomputer is initialized, coming to a halt. (Oscillation stop reset. Refer to 4. “**Special Function Registers (SFRs)**” and 5. “**Reset**”.)

This status is reset with hardware reset. Also, even when re-oscillation is detected, the microcomputer can be initialized and stopped; it is, however, necessary to avoid such usage. (During main clock stop, do not set the CM20 bit to 1 and the CM27 bit to 0.)

### 7.6.2 Operation When CM27 bit = 1 (Oscillation Stop and Re-oscillation Detect Interrupt)

When the main clock corresponds to the CPU clock source and the CM20 bit is 1 (oscillation stop and re-oscillation detect function enabled), the system is placed in the following state if the main clock comes to a halt.

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM14 bit = 0 (125 kHz on-chip oscillator clock oscillates)
- CM21 bit = 1 (125 kHz on-chip oscillator clock for CPU clock source and clock source of peripheral function.)
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)

When the CM20 bit is 1, the system is placed in the following state if the main clock re-oscillates from the stop condition.

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM14 bit = 0 (125 kHz on-chip oscillator clock oscillates)
- CM22 bit = 1 (main clock re-oscillation detected)
- CM23 bit = 0 (main clock oscillation)
- CM21 bit remains unchanged

### 7.6.3 How to Use Oscillation Stop and Re-Oscillation Detect Function

- The oscillation stop and re-oscillation detect interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- When the main clock re-oscillated after oscillation stop, the clock source for the CPU clock and peripheral functions must be switched to the main clock in a program. Figure 7.12 shows the Procedure to Switch Clock Source from 125 kHz On-Chip Oscillator to Main Clock.
- Simultaneously with oscillation stop and re-oscillation detection interrupt occurrence, the CM22 bit becomes 1. When the CM22 bit is set to 1, oscillation stop and re-oscillation detection interrupt are disabled. By setting the CM22 bit to 0 in a program, oscillation stop and re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is 1, an oscillation stop and re-oscillation detection interrupt request is generated. At the same time, the 125 kHz on-chip oscillator starts oscillating. In this case, although the CPU clock is derived from the subclock as it was before the interrupt occurred, the peripheral function clocks now are derived from the 125 kHz on-chip oscillator clock.
- To enter wait mode while using the oscillation stop and re-oscillation detection function, set the CM02 bit to 0 (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop and re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to 0 (oscillation stop and re-oscillation detection function disabled) where the main clock is stopped or oscillated in a program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to 0.




Figure 7.12 Procedure to Switch Clock Source from 125 kHz On-Chip Oscillator to Main Clock

## 8. Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 8.1 shows the PRCR Register. The following lists the registers protected by the PRCR register.

- The PRC0 bit protects registers CM0, CM1, CM2 and PCLKR.
- The PRC1 bit protects registers PM0, PM1, and PM2.
- The PRC6 bit protects the PRG2C register.





Figure 8.1 PRCR Register



## 9. Interrupt

### 9.1 Type of Interrupts

Figure 9.1 shows Type of Interrupts.



**Figure 9.1 Type of Interrupts**

- Maskable Interrupt: The interrupt priority **can be changed** by enabling (disabling) an interrupt with the interrupt enable flag (I flag) or by using interrupt priority levels.
- Non-Maskable Interrupt: The interrupt priority **cannot be changed** by enabling (disabling) an interrupt with the interrupt enable flag (I flag) or by using interrupt priority levels.

## 9.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

### 9.2.1 Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

### 9.2.2 Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag in the FLG register set to 1 (the operation resulted in an overflow). The followings are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

### 9.2.3 BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

### 9.2.4 INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 5 to 31 and 41 to 51 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to 0 (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP selected at the time is used.

## 9.3 Hardware Interrupts

Hardware interrupts are classified into two types: special interrupts and peripheral function interrupts.

### 9.3.1 Special Interrupts

Special interrupts are non-maskable interrupts.

#### 9.3.1.1 $\overline{\text{NMI}}$ Interrupt

An  $\overline{\text{NMI}}$  interrupt is generated when input on the  $\overline{\text{NMI}}$  pin changes state from high to low. For details about the  $\overline{\text{NMI}}$  interrupt, refer to 9.7 “**NMI Interrupt**”.

#### 9.3.1.2 $\overline{\text{DBC}}$ Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development tools.

#### 9.3.1.3 Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to 10. “**Watchdog Timer**”.

#### 9.3.1.4 Oscillation Stop and Re-Oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop and re-oscillation detection function, refer to 7. “**Clock Generation Circuit**”.

#### 9.3.1.5 Single-Step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development tools.

#### 9.3.1.6 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by registers RMAD0 to RMAD3 that correspond to one of the AIER0 or AIER1 bit in the AIER register or the AIER20 or AIER21 bit in the AIER2 register which is 1 (address match interrupt enabled). For details about the address match interrupt, refer to 9.9 “**Address Match Interrupt**”.

### 9.3.2 Peripheral Function Interrupts

The peripheral function interrupt occurs when a request from the peripheral functions in the microcomputer is acknowledged. The peripheral function interrupt is a maskable interrupt. Refer to **Tables 9.2 and 9.3 “Relocatable Vector Table”** for sources of the corresponding peripheral function interrupt. Refer to the descriptions of each function for details about how the peripheral function interrupt occurs.

## 9.4 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 9.2 shows the Interrupt Vector.




Figure 9.2 Interrupt Vector

### 9.4.1 Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDCh to FFFFFh. Table 9.1 lists the Fixed Vector Table. In the flash memory of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to **18.2 “Functions to Prevent Flash Memory from Rewriting”**.

Table 9.1 Fixed Vector Table

Interrupt Source	Vector Table Addresses Address (L) to Address (H)	Reference
Undefined instruction (UND instruction)	FFFDCh to FFFDFh	M16C/60, M16C/20, and M16C/Tiny series software manual
Overflow (INTO instruction)	FFFE0h to FFFE3h	
BRK instruction <sup>(2)</sup>	FFFE4h to FFFE7h	
Address match	FFFE8h to FFEbH	9.9 “Address Match Interrupt”
Single step <sup>(1)</sup>	FFFECh to FFEFh	–
Watchdog timer, oscillation stop, and re-oscillation detection	FFFF0h to FFFF3h	10. “Watchdog Timer” 7. “Clock Generation Circuit”
$\overline{\text{DBC}}$ <sup>(1)</sup>	FFFF4h to FFFF7h	–
$\overline{\text{NMI}}$	FFFF8h to FFFBh	9.7 “ $\overline{\text{NMI}}$ Interrupt”
Reset	FFFFCh to FFFFFh	5. “Reset”

NOTES:

- Do not normally use this interrupt because it is provided exclusively for use by development tools.
- If the contents of address FFFE7h is FFh, program execution starts from the address shown by the vector in the relocatable vector table.

### 9.4.2 Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a relocatable vector table area. Tables 9.2 and 9.3 list the Relocatable Vector Tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than setting an odd address.

**Table 9.2 Relocatable Vector Table (1)**

Interrupt Source	Vector Address (1) Address (L) to Address (H)	Software Interrupt Number	Reference
INT instruction interrupt	+0 to +3 (0000h to 0003h) to +252 to +255 (00FCh to 00FFh)	0 to 63	M16C/60, M16C/20, M16C/Tiny series software manual
BRK instruction (4)	+0 to +3 (0000h to 0003h)	0	
Timer B5	+20 to +23 (0014h to 0017h)	5	12. "Timers"
Timer B4, UART1 bus collision detect (3, 5)	+24 to +27 (0018h to 001Bh)	6	12. "Timers" 13. "Serial Interface"
Timer B3, UART0 bus collision detect (3, 5)	+28 to +31 (001Ch to 001Fh)	7	
Timer compare 0	+32 to +35 (0020h to 0023h)	8	15. "Baseband Functionality"
Timer compare 1	+36 to +39 (0024h to 0027h)	9	
UART2 bus collision detection (5)	+40 to +43 (0028h to 002Bh)	10	13. "Serial Interface"
DMA0	+44 to +47 (002Ch to 002Fh)	11	11. "DMAC"
DMA1	+48 to +51 (0030h to 0033h)	12	
Key input interrupt	+52 to +55 (0034h to 0037h)	13	9.8 "Key Input Interrupt"
A/D (64-pin version only)	+56 to +59 (0038h to 003Bh)	14	14. "A/D Converter (64-Pin Version Only)"
UART2 transmit, NACK2 (2)	+60 to +63 (003Ch to 003Fh)	15	13. "Serial Interface"
UART2 receive, ACK2 (2)	+64 to +67 (0040h to 0043h)	16	
UART0 transmit, NACK0 (2)	+68 to +71 (0044h to 0047h)	17	
UART0 receive, ACK0 (2)	+72 to +75 (0048h to 004Bh)	18	
UART1 transmit, NACK1 (2)	+76 to +79 (004Ch to 004Fh)	19	
UART1 receive, ACK1 (2)	+80 to +83 (0050h to 0053h)	20	
Timer A0	+84 to +87 (0054h to 0057h)	21	12. "Timers"
Timer A1	+88 to +91 (0058h to 005Bh)	22	
Timer A2	+92 to +95 (005Ch to 005Fh)	23	
Timer A3	+96 to +99 (0060h to 0063h)	24	
Timer A4	+100 to +103 (0064h to 0067h)	25	
Timer B0	+104 to +107 (0068h to 006Bh)	26	
Timer B1	+108 to +111 (006Ch to 006Fh)	27	
Timer B2	+112 to +115 (0070h to 0073h)	28	

NOTES:

1. Address relative to address in INTB.
2. During I<sup>2</sup>C mode, interrupts NACK and ACK comprise the interrupt source.
3. Use bits IFSR26 and IFSR27 in the IFSR2A register to select.
4. These interrupts cannot be disabled using the I flag.
5. Bus collision detection: During IE mode, this bus collision detection constitutes the interrupt source. During I<sup>2</sup>C mode, however, a start condition or a stop condition detection constitutes the interrupt source.

**Table 9.3 Relocatable Vector Table (2)**

Interrupt Source	Vector Address (1) Address (L) to Address (H)	Software Interrupt Number	Reference
$\overline{\text{INT0}}$	+116 to +119 (0074h to 0077h)	29	9.6 " $\overline{\text{INT}}$ Interrupt"
$\overline{\text{INT1}}$	+120 to +123 (0078h to 007Bh)	30	
Timer compare 2	+124 to +127 (007Ch to 007Fh)	31	15. "Baseband Functionality"
DMA2	+164 to +167 (00A4h to 00A7h)	41	11. "DMAC"
DMA3	+168 to +171 (00A8h to 00ABh)	42	
Transmission complete	+172 to +175 (00ACh to 00AFh)	43	15. "Baseband Functionality"
Bank 0 reception complete, IDLE (2)	+176 to +179 (00B0h to 00B3h)	44	
Bank 1 reception complete, clock regulator (3)	+180 to +183 (00B4h to 00B7h)	45	
Address filter	+184 to +187 (00B8h to 00BBh)	46	
CCA complete	+188 to +191 (00BCh to 00BFh)	47	
PLL lock detection	+192 to +195 (00C0h to 00C3h)	48	
Transmission overrun	+196 to +199 (00C4h to 00C7h)	49	
Reception overrun 0	+200 to +203 (00C8h to 00CBh)	50	
Reception overrun 1	+204 to +207 (00CCh to 00CFh)	51	

## NOTES:


1. Address relative to address in INTB.
2. Switchable by using the BANK0INTSEL bit in the BBTXRXMODE4 register (address 0111h).
3. Switchable by using the BANK1INTSEL bit in the BBTXRXMODE4 register (address 0111h).

## 9.5 Interrupt Control


The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.

Use the I flag in the FLG register, IPL, and bits ILVL2 to ILVL0 in each interrupt control register to enable/disable the maskable interrupts. Whether an interrupt is requested or not is indicated by the IR bit in each interrupt control register.

Figures 9.3 and 9.4 show the Interrupt Control Registers.



**Figure 9.3 Interrupt Control Register (1)**



**Figure 9.4 Interrupt Control Register (2)**



### 9.5.1 I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to 1 (enabled) enables the maskable interrupt. Setting the I flag to 0 (disabled) disables all maskable interrupts.

### 9.5.2 IR Bit

The IR bit is set to 1 (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted, the IR bit is cleared to 0 (interrupt not requested).

The IR bit can be cleared to 0 in a program. Do not write a 1 to this bit.

### 9.5.3 Bits ILVL2 to ILVL0 and IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.


Table 9.4 lists the Settings of Interrupt Priority Levels and Table 9.5 lists the Interrupt Priority Levels Enabled by IPL.

The followings are conditions under which an interrupt is accepted:

- I flag = 1
- IR bit = 1
- Interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0 and IPL are independent each other. In no case do they affect one another.

**Table 9.4 Settings of Interrupt Priority Levels**

Bits ILVL2 to ILVL0	Interrupt Priority Level	Priority Order
000b	Level 0 (interrupt disabled)	–
001b	Level 1	Low  High
010b	Level 2	
011b	Level 3	
100b	Level 4	
101b	Level 5	
110b	Level 6	
111b	Level 7	

**Table 9.5 Interrupt Priority Levels Enabled by IPL**

IPL	Enabled Interrupt Priority Levels
000b	Interrupt levels 1 and above are enabled
001b	Interrupt levels 2 and above are enabled
010b	Interrupt levels 3 and above are enabled
011b	Interrupt levels 4 and above are enabled
100b	Interrupt levels 5 and above are enabled
101b	Interrupt levels 6 and above are enabled
110b	Interrupt levels 7 and above are enabled
111b	All maskable interrupts are disabled

### 9.5.4 Interrupt Sequence

An interrupt sequence – what are performed over a period from the instant an interrupt request is accepted to the instant the interrupt routine is executed – is described here.

If an interrupt request occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVE, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.


The CPU behavior during the interrupt sequence is described below. Figure 9.5 shows Time Required for Executing Interrupt Sequence.

- (1) The CPU obtains interrupt information (interrupt number and interrupt request level) by reading address 00000h. Then, the IR bit applicable to the interrupt information is set to 0 (interrupt not requested).
- (2) The FLG register, prior to an interrupt sequence, is saved to a temporary register <sup>(1)</sup> within the CPU.
- (3) Flags I, D, and U in the FLG register become as follows:
  - The I flag is set to 0 (interrupt disabled)
  - The D flag is set to 0 (single-step interrupt disabled)
  - The U flag is set to 0 (ISP selected)
 Note that the U flag does not change states if an INT instruction for software interrupt Nos. 32 to 63 is executed.
- (4) The temporary register <sup>(1)</sup> within the CPU is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the acknowledged interrupt in IPL is set.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, an instruction is executed from the starting address of the interrupt routine.

**NOTE:**

1. Temporary register cannot be modified by users.



**Figure 9.5 Time Required for Executing Interrupt Sequence**

### 9.5.5 Interrupt Response Time

Figure 9.6 shows the Interrupt Response Time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the executing instruction is completed ((a) on Figure 9.6) and a time during which the interrupt sequence is executed ((b) on Figure 9.6).




Figure 9.6 Interrupt Response Time

### 9.5.6 Variation of IPL When Interrupt Request IS Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 9.6 is set in the IPL. Table 9.6 lists the IPL Level That is Set to IPL When a Software or Special Interrupt is Accepted.

Table 9.6 IPL Level That is Set to IPL When a Software or Special Interrupt is Accepted

Interrupt Sources	Level Set to IPL
Watchdog timer, $\overline{\text{NMI}}$ , oscillation stop and re-oscillation detection, low voltage detection	7
Software, address match, $\overline{\text{DBC}}$ , single-step	Not changed


### 9.5.7 Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved.

Figure 9.7 shows the Stack Status Before and After Acceptance of Interrupt Request.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




**Figure 9.7 Stack Status Before and After Acceptance of Interrupt Request**

The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP<sup>(1)</sup>, at the time of acceptance of an interrupt request, is even or odd. If the SP<sup>(1)</sup> is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 9.8 shows the Operation of Saving Register.

NOTE:

1. When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.



**Figure 9.8 Operation of Saving Register**

### 9.5.8 Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine.

Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Register bank is switched back to the bank used prior to the interrupt sequence by the REIT instruction.

### 9.5.9 Interrupt Priority

If two or more interrupt requests are sampled at the same sampling points (a timing to detect whether an interrupt request is generated or not), the interrupt with the highest priority is acknowledged.

For maskable interrupts (peripheral functions interrupt), any desired priority level can be selected using bits ILVL2 to ILVL0. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 9.9 shows the Hardware Interrupt Priority.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.




Figure 9.9 Hardware Interrupt Priority

### 9.5.10 Interrupt Priority Level Select Circuit

The interrupt priority level select circuit selects the highest priority interrupt in a sampled interrupt request(s) at the same sampling point.

Figure 9.10 shows the Interrupts Priority Select Circuit.




Figure 9.10 Interrupts Priority Select Circuit

### 9.6 INT Interrupt

$\overline{\text{INT}}_i$  interrupt ( $i = 0$  to  $1$ ) is triggered by the edges of external inputs. The edge polarity is selected using the IFSR $_i$  bit ( $i = 0$  to  $1$ ) in the IFSR register.

Figure 9.11 shows the IFSR Register and Figure 9.12 shows the IFSR2A Register.




Figure 9.11 IFSR Register




Figure 9.12 IFSR2A Register

## 9.7 $\overline{\text{NMI}}$ Interrupt

An  $\overline{\text{NMI}}$  interrupt is generated when input on the  $\overline{\text{NMI}}$  pin changes state from high to low. The  $\overline{\text{NMI}}$  interrupt is a non-maskable interrupt. To use the  $\overline{\text{NMI}}$  interrupt, set the PM24 bit in the PM2 register to 1 ( $\overline{\text{NMI}}$  function).

## 9.8 Key Input Interrupt

Of bits P10\_4 to P10\_7 (64-pin version only) and P7\_0 to P7\_3, a key input interrupt is generated when input on any of the pins which has had bits KIEN0 to KIEN7 in registers KICON0 and KICON1 set to 1 (enabled) goes low. Key input interrupts can be used as a key-on wake up function, the function which gets the microcomputer out of wait or stop mode. However, if using the key input interrupt, do not use P10\_4 to P10\_7 as analog input pins.

Set 0 (input) in the port direction register (bits P10\_4 to P10\_7 (64-pin version only) and P7\_0 to P7\_3) of the port for using key input interrupts.

Figure 9.13 shows the Block Diagram of Key Input Interrupt.

While input on any pin which has had bits KIEN0 to KIEN7 in registers KICON0 and KICON1 set to 1 (enabled) is pulled low, inputs on all other pins of the port are not detected as interrupts.

**Table 9.7 Key Input Interrupt Setting**

Port	Key Input	Control	Address	Bit	0/1
P10_4 (1)	KIN0	Key input control register 0	00082h	b0	Disabled/Enabled
P10_5 (1)	KIN1	Key input control register 0	00082h	b1	Disabled/Enabled
P10_6 (1)	KIN2	Key input control register 0	00082h	b2	Disabled/Enabled
P10_7 (1)	KIN3	Key input control register 0	00082h	b3	Disabled/Enabled
P7_0	KIN4	Key input control register 1	00083h	b0	Disabled/Enabled
P7_1	KIN5	Key input control register 1	00083h	b1	Disabled/Enabled
P7_2	KIN6	Key input control register 1	00083h	b2	Disabled/Enabled
P7_3	KIN7	Key input control register 1	00083h	b3	Disabled/Enabled

**NOTES:**

1. 64-pin version only.
2. In the 48-pin version, the KIN0 to KIN3 interrupts are disabled.






Figure 9.13 Block Diagram of Key Input Interrupt




Figure 9.14 KICON0 Register




Figure 9.15 KICON1 Register

## 9.9 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD<sub>i</sub> register (i = 0 to 3). Set the start address of any instruction in the RMAD<sub>i</sub> register. Use bits AIER0 and AIER1 in the AIER register and bits AIER20 and AIER21 in the AIER2 register to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. When address match interrupt requests are acknowledged, the value of the PC that is saved to the stack area (refer to **9.5.7 “Saving Registers”**) varies depending on the instruction at the address indicated by the RMAD<sub>i</sub> register (The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

- Rewrite the content of the stack and then use the REIT instruction to return.
- Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 9.8 lists the Value of the PC That Is Saved to the Stack Area When an Address Match Interrupt Request is Accepted. Note that when using the external bus in 8 bits width, no address match interrupts can be used for external areas.

Figure 9.16 shows Registers AIER, AIER2, and RMAD0 to RMAD3.

**Table 9.8 Value of the PC That Is Saved to the Stack Area When an Address Match Interrupt Request is Accepted**

Instruction at the Address Indicated by the RMAD <sub>i</sub> Register	Value of the PC that is saved to the stack area
<ul style="list-style-type: none"> <li>• 16-bit op-code instruction</li> <li>• Instruction shown below among 8-bit operation code instructions</li> </ul> ADD.B:S    #IMM8, dest    SUB.B:S    #IMM8, dest    AND.B:S    #IMM8, dest OR.B:S    #IMM8, dest    MOV.B:S    #IMM8, dest    STZ.B:S    #IMM8, dest STNZ.B:S    #IMM8, dest    STZX.B:S    #IMM81, #IMM82,dest CMP.B:S    #IMM8, dest    PUSHM    src    POPM dest JMPS    #IMM8    JSRS    #IMM8 MOV.B:S    #IMM, dest (However, dest = A0 or A1)	The address indicated by the RMAD <sub>i</sub> register +2
Instructions other than the above	The address indicated by the RMAD <sub>i</sub> register +1

Value of the PC that is saved to the stack area: Refer to **9.5.7 “Saving Registers”**.

**Table 9.9 Relationship between Address Match Interrupt Sources and Associated Registers**

Address Match Interrupt Sources	Address Match Interrupt Enable Bit	Address Match Interrupt Register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1
Address match interrupt 2	AIER20	RMAD2
Address match interrupt 3	AIER21	RMAD3




Figure 9.16 Registers AIER, AIER2, and RMAD0 to RMAD3

## 10. Watchdog Timer

The watchdog timer detects whether the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter, and count source protection mode (enabled/disabled) is set here.

Table 10.1 lists the Watchdog Timer Specification.


Refer to 5.3 “**Watchdog Timer Reset**” for details of watchdog timer reset.

Figure 10.1 shows the Watchdog Timer Block Diagram. Figure 10.2 shows the Registers WDTR, WDTS, and WDC.

Figure 10.3 shows the CSPR Register and OFS1 Address.

**Table 10.1 Watchdog Timer Specification**

Item	When count source protection mode is disabled	When count source protection mode is enabled
Count source	CPU clock	125 kHz on-chip oscillator clock
Count operation	Decrement	
Count start condition	Either of the followings can be selected. <ul style="list-style-type: none"> <li>Count automatically starts after reset.</li> <li>Count starts by writing to the WDTS register.</li> </ul>	
Count stop condition	Stop mode, wait mode, hold state	None
Watchdog timer reset condition	<ul style="list-style-type: none"> <li>Reset</li> <li>Write 00h, and then FFh to the WDTR register.</li> <li>Underflow</li> </ul>	
Operation when the timer underflows	Watchdog timer interrupt or watchdog timer reset	Watchdog timer reset
Select function	<ul style="list-style-type: none"> <li>Prescaler divide ratio Set the WDC7 bit in the WDC register to select this mode.</li> <li>Count source protection mode Set the CSPROINI bit (flash memory) in the OFS1 address to select whether this mode is enabled or disabled after reset. If this mode is set to disabled after reset, set the CSPRO bit (program) in the CSPR register.</li> <li>Start up or stop watchdog timer after reset Set the WDTON bit in the OFS1 address to select startup or stop.</li> </ul>	



**Figure 10.1 Watchdog Timer Block Diagram**





Figure 10.2 Registers WDTR, WDTS, and WDC



**Figure 10.3 CSPR Register and OFS1 Address**

## 10.1 Count Source Protection Mode Disabled

The CPU clock is used for the watchdog timer count source when count source protection mode is disabled. Table 10.2 lists the Watchdog Timer Specifications (When Count Source Protection Mode is Disabled).

**Table 10.2 Watchdog Timer Specifications (When Count Source Protection Mode is Disabled)**

Item	Specification
Count source	CPU clock
Count operation	Decrement
Period	$\text{Prescaler divide ratio (n) } \times \text{ watchdog timer count value (32768) }^{(1)}$ CPU clock n: 16 or 128 (selected by the WDC7 bit in the WDC register) example: When CPU clock frequency = 16 MHz and prescaler divided by 16, period = approximately 32.8 ms
Watchdog timer reset condition	<ul style="list-style-type: none"> <li>• Reset</li> <li>• Write 00h, and then FFh to the WDTR register.</li> <li>• Underflow</li> </ul>
Count start condition	Set the WDTON bit <sup>(2)</sup> in the OFS1 address (FFFFh) to select the watchdog timer operation after reset. <ul style="list-style-type: none"> <li>• When the WDTON bit is set to 1 (watchdog timer is in stop state after reset) The watchdog timer and prescaler stop after reset and count starts by writing to the WDTS register.</li> <li>• When the WDTON bit is set to 0 (watchdog timer starts automatically after reset) The watchdog timer and prescaler start counting automatically after reset.</li> </ul>
Count stop condition	Stop mode, wait mode, hold state (count resumes from the hold value after exiting.)
Operation when the timer underflows	<ul style="list-style-type: none"> <li>• When the PM 12 bit in the PM1 register is set to 0 Watchdog timer interrupt</li> <li>• When the PM 12 bit in the PM1 register is set to 1 Watchdog timer reset (refer to <b>5.3 “Watchdog Timer Reset”</b>)</li> </ul>

### NOTES:

1. Write 00h, and then FFh to the WDTR register to initialize the watchdog timer. The prescaler is initialized after reset. Some errors in the period of the watchdog timer may be caused by the prescaler.
2. The WDTON bit cannot be changed by a program. Write a 0 to bit 0 of address FFFFFh with a flash programmer to set the WDTON bit.



## 10.2 Count Source Protection Mode Enabled

The 125 kHz on-chip oscillator clock is used for the watchdog timer count source when count source protection mode is enabled. If the CPU clock stops when a program is out of control, the clock can still be supplied to the watchdog timer.

Table 10.3 lists the Watchdog Timer Specifications (When Count Source Protection Mode is Enabled).

**Table 10.3 Watchdog Timer Specifications (When Count Source Protection Mode is Enabled)**

Item	Specification
Count source	125 kHz on-chip oscillator clock
Count operation	Decrement
Period	<u>Watchdog timer count value (4096)</u> 125 kHz on-chip oscillator clock  example: When 125 kHz on-chip oscillator clock = 125 kHz, period = approximately 32.8 ms
Watchdog timer reset condition	<ul style="list-style-type: none"> <li>• Reset</li> <li>• Write 00h, and then FFh to the WDTR register.</li> <li>• Underflow</li> </ul>
Count start condition	<p>Set the WDTON bit <sup>(1)</sup> in the OFS1 address (FFFFh) to select the watchdog timer operation after reset.</p> <ul style="list-style-type: none"> <li>• When the WDTON bit is set to 1 (watchdog timer is in stop state after reset) The watchdog timer and prescaler stop after reset and count starts by writing to the WDTS register.</li> <li>• When the WDTON bit is set to 0 (watchdog timer starts automatically after reset) The watchdog timer and prescaler start counting automatically after reset.</li> </ul>
Count stop condition	None (Count does not stop in wait mode or in hold state once count starts. The MCU does not enter stop mode.)
Operation when the timer underflows	Watchdog timer reset (refer to 5.3 “ <b>Watchdog Timer Reset</b> ”)
Registers, bits	<ul style="list-style-type: none"> <li>• When the CSPRO bit in the CSPR register is set to 1 (count source protection mode enabled) <sup>(2)</sup>, the followings are set automatically. <ul style="list-style-type: none"> <li>-Set 0FFFh to the watchdog timer.</li> <li>-Set the CM14 bit in the CM1 register to 0. (125 kHz on-chip oscillator on.)</li> <li>-Set the PM12 bit in the PM1 register to 1. (The watchdog timer reset is generated when watchdog timer underflows.)</li> </ul> </li> <li>• The following conditions apply in count source protection mode. <ul style="list-style-type: none"> <li>-Writing to the CM10 bit in the CM1 register is disabled. (It remains unchanged even if it is set to 1. The MCU does not enter stop mode.)</li> <li>-Writing to the CM14 bit in the CM1 register is disabled. (It remains unchanged even if it is set to 1. The 125 kHz on-chip oscillator does not stop.)</li> </ul> </li> </ul>

### NOTES:

1. The WDTON bit cannot be changed by a program. Write 0 to bit 0 of address FFFFh with a flash programmer to set the WDTON bit.
2. Even if 0 is written to the CSPROINI bit in the OFS1 address, the CSPRO is set to 1. The CSPROINI bit cannot be changed by a program. Write 0 to bit 7 of address FFFFh with a flash programmer to set the CSPROINI bit.

## 11. DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Four DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 11.1 shows the DMAC Block Diagram. Table 11.1 lists the DMAC Specifications. Figures 11.2 to 11.6 show the DMAC-related registers.




Figure 11.1 DMAC Block Diagram

A DMA request is generated by a write to the DSR bit in the DMiSL register ( $i = 0$  to 3), as well as by an interrupt request which is generated by any function specified by bits DMS and DSEL4 to DSEL0 in the DMiSL register. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the IR bit in the interrupt control register does not change state due to a DMA transfer.

A data transfer is initiated each time a DMA request is generated when the DMAE bit in the DMiCON register = 1 (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. Refer to **11.4 “DMA Request”** for details.


**Table 11.1 DMAC Specifications (3)**

Item		Specification
No. of channels		4 (cycle steal method)
Transfer memory space		<ul style="list-style-type: none"> <li>From given address in the 1-Mbyte space to a fixed address</li> <li>From a fixed address to given address in the 1-Mbyte space</li> <li>From a fixed address to a fixed address</li> </ul>
Maximum No. of bytes transferred		128 Kbytes (with 16-bit transfers) or 64 Kbytes (with 8-bit transfers)
DMA request factors (1, 2)		Falling edge of $\overline{INT0}$ to $\overline{INT1}$ Both edges of $\overline{INT0}$ to $\overline{INT1}$ Timer A0 to timer A4 interrupt requests Timer B0 to timer B5 interrupt requests UART0 to 2 transmission interrupt requests UART0 to 2 reception/ACK interrupt requests A/D conversion interrupt requests (64-pin version only) Software triggers
Channel priority		DMA0 > DMA1 > DMA2 > DMA3 (DMA0 takes precedence)
Transfer unit		8 bits or 16 bits
Transfer address direction		Forward or fixed (The source and destination addresses cannot both be in the forward direction.)
Transfer mode	Single transfer	Transfer is completed when the DMA $_i$ transfer counter underflows.
	Repeat transfer	When the DMA $_i$ transfer counter underflows, it is reloaded with the value of the DMA $_i$ transfer counter reload register and a DMA transfer is continued with it.
DMA interrupt request generation timing		When the DMA $_i$ transfer counter underflowed
DMA transfer start		Data transfer is initiated each time a DMA request is generated when the DMAE bit in the DMA $_i$ CON register = 1 (enabled).
DMA transfer stop	Single transfer	<ul style="list-style-type: none"> <li>When the DMAE bit is set to 0 (disabled)</li> <li>After the DMA<math>_i</math> transfer counter underflows</li> </ul>
	Repeat transfer	When the DMAE bit is set to 0 (disabled)
Reload timing for forward address pointer and DMA $_i$ transfer counter		When a data transfer is started after setting the DMAE bit to 1 (enabled), the forward address pointer is reloaded with the value of the SAR $_i$ or DAR $_i$ pointer whichever is specified to be in the forward direction and the DMA $_i$ transfer counter is reloaded with the value of the DMA $_i$ transfer counter reload register.
DMA transfer cycles		Minimum 3 cycles between SFR and internal RAM

$i = 0$  to 3

NOTES:

1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.
2. The selectable factors of DMA requests differ with each channel.
3. Make sure that no DMAC-related registers (addresses 0180h to 01BFh) are accessed by the DMAC.



**Figure 11.2 Registers DM0SL to DM3SL (1)**

DMA0			DMA2		
DSEL4 to DSEL0	DMS = 0 (Basic Factor of Request)	DMS = 1 (Extended Factor of Request)	DSEL4 to DSEL0	DMS = 0 (Basic Factor of Request)	DMS = 1 (Extended Factor of Request)
0 0 0 0 0 b	Falling edge of INT0 pin	–	0 0 0 0 0 b	–	–
0 0 0 0 1 b	Software trigger	–	0 0 0 0 1 b	Software trigger	–
0 0 0 1 0 b	Timer A0	–	0 0 0 1 0 b	Timer A0	–
0 0 0 1 1 b	Timer A1	–	0 0 0 1 1 b	Timer A1	–
0 0 1 0 0 b	Timer A2	–	0 0 1 0 0 b	Timer A2	–
0 0 1 0 1 b	Timer A3	–	0 0 1 0 1 b	Timer A3	–
0 0 1 1 0 b	Timer A4	Both edges of INT0 pin	0 0 1 1 0 b	Timer A4	–
0 0 1 1 1 b	Timer B0	Timer B3	0 0 1 1 1 b	Timer B0	Timer B3
0 1 0 0 0 b	Timer B1	Timer B4	0 1 0 0 0 b	Timer B1	Timer B4
0 1 0 0 1 b	Timer B2	Timer B5	0 1 0 0 1 b	Timer B2	Timer B5
0 1 0 1 0 b	UART0 transmission	–	0 1 0 1 0 b	UART0 transmission	–
0 1 0 1 1 b	UART0 reception	–	0 1 0 1 1 b	UART0 reception	–
0 1 1 0 0 b	UART2 transmission	–	0 1 1 0 0 b	UART2 transmission	–
0 1 1 0 1 b	UART2 reception	–	0 1 1 0 1 b	UART2 reception	–
0 1 1 1 0 b	A/D conversion (64-pin version only)	–	0 1 1 1 0 b	A/D conversion (64-pin version only)	–
0 1 1 1 1 b	UART1 transmission	–	0 1 1 1 1 b	UART1 transmission	–
1 0 0 0 0 b	UART1 reception	–	1 0 0 0 0 b	UART1 reception	–
1 0 0 0 1 b	–	–	1 0 0 0 1 b	–	–
1 0 0 1 0 b	–	–	1 0 0 1 0 b	–	–
1 0 0 1 1 b	–	–	1 0 0 1 1 b	–	–
1 0 1 0 0 b	–	–	1 0 1 0 0 b	–	–
1 0 1 0 1 b	–	–	1 0 1 0 1 b	–	–
1 0 1 1 0 b	–	–	1 0 1 1 0 b	–	–
1 0 1 1 1 b	–	–	1 0 1 1 1 b	–	–
1 1 X X X b	–	–	1 1 X X X b	–	–

X indicates 0 or 1. – indicates no setting.

DMA1			DMA3		
DSEL4 to DSEL0	DMS = 0 (Basic Factor of Request)	DMS = 1 (Extended Factor of Request)	DSEL4 to DSEL0	DMS = 0 (Basic Factor of Request)	DMS = 1 (Extended Factor of Request)
0 0 0 0 0 b	Falling edge of INT1 pin	–	0 0 0 0 0 b	–	–
0 0 0 0 1 b	Software trigger	–	0 0 0 0 1 b	Software trigger	–
0 0 0 1 0 b	Timer A0	–	0 0 0 1 0 b	Timer A0	–
0 0 0 1 1 b	Timer A1	–	0 0 0 1 1 b	Timer A1	–
0 0 1 0 0 b	Timer A2	–	0 0 1 0 0 b	Timer A2	–
0 0 1 0 1 b	Timer A3	–	0 0 1 0 1 b	Timer A3	–
0 0 1 1 0 b	Timer A4	Both edges of INT1 pin	0 0 1 1 0 b	Timer A4	–
0 0 1 1 1 b	Timer B0	–	0 0 1 1 1 b	Timer B0	–
0 1 0 0 0 b	Timer B1	–	0 1 0 0 0 b	Timer B1	–
0 1 0 0 1 b	Timer B2	–	0 1 0 0 1 b	Timer B2	–
0 1 0 1 0 b	UART0 transmission	–	0 1 0 1 0 b	UART0 transmission	–
0 1 0 1 1 b	UART0 reception/ACK0	–	0 1 0 1 1 b	UART0 reception/ACK0	–
0 1 1 0 0 b	UART2 transmission	–	0 1 1 0 0 b	UART2 transmission	–
0 1 1 0 1 b	UART2 reception/ACK2	–	0 1 1 0 1 b	UART2 reception/ACK2	–
0 1 1 1 0 b	A/D conversion (64-pin version only)	–	0 1 1 1 0 b	A/D conversion (64-pin version only)	–
0 1 1 1 1 b	UART1 reception/ACK1	–	0 1 1 1 1 b	UART1 reception/ACK1	–
1 0 0 0 0 b	UART1 transmission	–	1 0 0 0 0 b	UART1 transmission	–
1 0 0 0 1 b	–	–	1 0 0 0 1 b	–	–
1 0 0 1 0 b	–	–	1 0 0 1 0 b	–	–
1 0 0 1 1 b	–	–	1 0 0 1 1 b	–	–
1 0 1 0 0 b	–	–	1 0 1 0 0 b	–	–
1 0 1 0 1 b	–	–	1 0 1 0 1 b	–	–
1 0 1 1 0 b	–	–	1 0 1 1 0 b	–	–
1 0 1 1 1 b	–	–	1 0 1 1 1 b	–	–
1 1 X X X b	–	–	1 1 X X X b	–	–

X indicates 0 or 1. – indicates no setting.

Figure 11.3 Registers DM0SL to DM3SL (2)




Figure 11.4 Registers DM0CON to DM3CON




Figure 11.5 Registers SAR0 to SAR3




Figure 11.6 Registers DAR0 to DAR3 and TCR0 to TCR3

## 11.1 Transfer Cycles

Transfer cycle is composed of a bus cycle to read data from source address (source read) and a bus cycle to write data to destination address (destination write). The number of read and write bus cycles depends on source and destination addresses. The bus cycle itself is extended by a software wait.

### 11.1.1 Effect of Source and Destination Addresses

When a 16-bit data is transferred with a 16-bit data bus and a source address starts with an odd address, source-read cycle is incremented by one bus cycle, compared to a source address starting with an even address.

When a 16-bit data is transferred with a 16-bit data bus and a destination address starts with an odd address, destination-write cycle is incremented by one bus cycle, compared to a destination address starting with an even address.

### 11.1.2 Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

Figure 11.7 shows an Example of Transfer Cycles for Source Read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown.

In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, apply each condition to the source read and the destination write cycle, respectively. For example, when data is transferred in 16-bit units using an 8-bit bus ((2) on Figure 11.7), two bus cycles are required for source read and destination write each.






Figure 11.7 Example of Transfer Cycles for Source Read

## 11.2 DMA Transfer Cycles

The number of DMA transfer cycles can be calculated as follows.

Table 11.2 lists the DMAC Transfer Cycles. Table 11.3 lists the Coefficients j and k.

Number of transfer cycles per transfer unit = Number of read cycles  $\times$  j + Number of write cycles  $\times$  k

**Table 11.2 DMAC Transfer Cycles**

Transfer Unit	Bus Width	Access Address	Single-Chip Mode	
			No. of Read Cycles	No. of Write Cycles
8-bit transfers (DMBIT = 1)	16-bit (BYTE = "L")	Even	1	1
		Odd	1	1
16-bit transfers (DMBIT = 0)	16-bit (BYTE = "L")	Even	1	1
		Odd	2	2

- indicates that no condition exists.

**Table 11.3 Coefficients j and k**

	Internal Area		
	Internal ROM, RAM		SFR
	No Wait	With Wait	1-Wait
j	1	2	2
k	1	2	2

### 11.3 DMA Enabled

When a data transfer starts after setting the DMAE bit in the DMiCON register ( $i = 0$  to  $3$ ) to 1 (enabled), the DMAC operates as follows:

- (a) Reload the forward address pointer with the SAR $i$  register value when the DSD bit in the DMiCON register is 1 (forward) or the DAR $i$  register value when the DAD bit in the DMiCON register is 1 (forward).
- (b) Reload the DMA $i$  transfer counter with the DMA $i$  transfer counter reload register value.

If the DMAE bit is set to 1 again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below.

- (1) Write 1 to the DMAE bit and DMAS bit in the DMiCON register simultaneously.
- (2) Make sure that the DMA $i$  is in an initial state as described above (1) and (2) in a program.  
If the DMA $i$  is not in an initial state, the above steps should be repeated.

### 11.4 DMA Request

The DMAC can generate a DMA request as triggered by the factor of request that is selected with the DMS bit and bits DSEL4 to DSEL0 in the DMiSL register ( $i = 0$  to  $3$ ) on either channel. Table 11.4 lists the Timing at Which the DMAS Bit Changes State.

Whenever a DMA request is generated, the DMAS bit is set to 1 (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit is set to 1 (enabled) when this occurs, the DMAS bit is set to 0 (DMA not requested) immediately before a data transfer starts. This bit cannot be set to 1 in a program (it can only be set to 0). The DMAS bit may be set to 1 when the DMS bit or bits DSEL4 to DSEL0 change state. Therefore, always be sure to set the DMAS bit to 0 after changing the DMS bit or bits DSEL4 to DSEL0.

Because if the DMAE bit is 1, a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is 0 when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

**Table 11.4 Timing at Which the DMAS Bit Changes State**

DMA Factor	DMAS Bit in the DMiCON Register	
	Timing at which the bit is set to 1	Timing at which the bit is set to 0
Software trigger	When the DSR bit in the DMiSL register is set to 1	• Immediately before a data transfer starts
Peripheral function	When the interrupt control register for the peripheral function that is selected by bits DSEL4 to DSEL0 and DMS in the DMiSL register has its IR bit set to 1	• When set by writing a 0 in a program

$i = 0$  to  $3$

### 11.5 Channel Priority and DMA Transfer Timing

If several channels of DMA0 to DMA3 are enabled and DMA transfer request signals are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to 1 (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority: DMA0 > DMA1 > DMA2 > DMA3. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. Figure 11.8 shows an Example of DMA Transfer by External Factors.

In Figure 11.8, DMA0 request having priority is received first to start a transfer when DMA0 and DMA1 requests are generated simultaneously. After one DMA0 transfer is completed, a bus access privilege is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus access privilege is again returned to the CPU.

In addition, DMA requests cannot be incremented since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 11.8, occurs more than one time, the DMAS bit is set to 0 after getting the bus access privilege. The bus access privilege is returned to the CPU when one transfer is completed.





Figure 11.8 Example of DMA Transfer by External Factors

## 12. Timers

Eleven 16-bit timers, each capable of operating independently of the others, can be classified by function as either Timer A (five) and Timer B (six). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. Figure 12.1 shows Timers A and B Count Source, and Figures 12.2 and 12.3 show Timer A and Timer B configuration, respectively.



**Figure 12.1 Timers A and B Count Source**

TA0 to TA4 and TB0 to TB5 have limitations depending on the mode, as shown in the following table.

**Table 12.1 Limitations on Each Mode**

	Timer Mode		Event Counter Mode		One-Shot Timer Mode		PWM Mode		Pulse Period Measurement, Pulse Width Measurement Modes	
	64-Pin	48-Pin	64-Pin	48-Pin	64-Pin	48-Pin	64-Pin	48-Pin	64-Pin	48-Pin
TA0	○	○	○	○	○	○	○	○	×	×
TA1	○	○	○	○	○	○	○	○	×	×
TA2	○	○	○	△	○	△	○	×	×	×
TA3	○	○	○	△	○	△	○	×	×	×
TA4	○	○	○	△	○	△	○	×	×	×
TB0	○	○	△	△	×	×	×	×	×	×
TB1	○	○	△	△	×	×	×	×	×	×
TB2	○	○	△	△	×	×	×	×	×	×
TB3	○	○	△	△	×	×	×	×	×	×
TB4	○	○	△	△	×	×	×	×	×	×
TB5	○	○	△	△	×	×	×	×	×	×

- : Available
- △: Trigger from the internal timer overflows (underflows) is available. Trigger from the external pin or the output function to the external pin is not available.
- ×: Not available




Figure 12.2 Timer A Configuration




Figure 12.3 Timer B Configuration

### 12.1 Timer A

Figure 12.4 shows a Timer A Block Diagram. Figures 12.5 to 12.11 show registers related to Timer A. Timer A supports the following four modes. Except in event counter mode, Timers A0 to A4 all have the same function. Use bits TMOD1 to TMOD0 in the TAI<sub>i</sub>MR register (i = 0 to 4) to select the desired mode.

- Timer Mode The timer counts an internal count source.
- Event Counter Mode The timer counts pulses from an external device (only TA0 and TA1 in the 48-pin version) or overflows and underflows of other timers.
- One-shot Timer Mode The timer outputs a pulse only once before it reaches the minimum count 0000h (only TA0 and TA1 in the 48-pin version).
- Pulse Width Modulation (PWM) Mode The timer outputs pulses in a given width successively (only TA0 and TA1 in the 48-pin version).




Figure 12.4 Timer A Block Diagram



### 12.1.1 Timer A I/O Function

The TA0OUTSEL bit can be used to switch the pulse output of timer A0 to the output from port P55.

The TA1OUTSEL bit can be used to switch the pulse output of timer A1 to the output from port P57.

When using the I/O function of timers A2 to A4 in the 64-pin version, set bits TA2EN, TA3EN, and TA4EN to 1 (TA<sub>i</sub> (i = 2 to 4) I/O enabled)





Figure 12.5 TAIOCON Register



**Figure 12.6 Registers TA0MR to TA4MR**

Timer Ai Register (i = 0 to 4) <sup>(1)</sup>

(b15)	(b8)	b7	b7	b0
b7	b0	b7	b7	b0

Symbol	Address	After Reset
TA0	0327h to 0326h	Indeterminate
TA1	0329h to 0328h	Indeterminate
TA2	032Bh to 032Ah	Indeterminate
TA3	032Dh to 032Ch	Indeterminate
TA4	032Fh to 032Eh	Indeterminate

Mode	Function	Setting Range	RW
Timer mode	Divide the count source by n + 1 where n = set value	0000h to FFFFh	RW
Event counter mode	Divide the count source by FFFFh – n + 1 where n = set value when counting up or by n + 1 when counting down <sup>(5)</sup>	0000h to FFFFh	RW
One-shot timer mode	Divide the count source by n where n = set value, and the counter stops	0000h to FFFFh <sup>(2, 4)</sup>	WO
Pulse width modulation mode (16-bit PWM) <sup>(6)</sup>	Modify the pulse width as follows: PWM period: $(2^{16} - 1) / f_j$ PWM pulse width: $n / f_j$ where n = set value, $f_j$ = count source frequency	0000h to FFFEh <sup>(3, 4)</sup>	WO
Pulse width modulation mode (8-bit PWM) <sup>(6)</sup>	Modify the pulse width as follows: PWM period: $(2^8 - 1) \times (m + 1) / f_j$ PWM pulse width: $(m + 1) n / f_j$ where n = high-order address set value, m = low-order address set value, $f_j$ = count source frequency	00h to FEh (High-order address) 00h to FFh (Low-order address) <sup>(3, 4)</sup>	WO

NOTES:

1. Access to the register in 16-bit units.
2. If the TAI register is set to 0000h, the counter does not work and timer Ai interrupt requests are not generated either. Furthermore, if pulse output is selected, no pulses are output from the TAIOUT pin.
3. If the TAI register is set to 0000h, the pulse width modulator does not work, the output level on the TAIOUT pin remains low, and timer Ai interrupt requests are not generated either. The same applies when the 8 high-order bits of the timer TAI register are set to 00h while operating as an 8-bit pulse width modulator.
4. Use the MOV instruction to write to the TAI register.
5. The timer counts pulses from an external device or overflows or underflows in other timers.
6. Only TA0 and TA1 in the 48-pin version.

Figure 12.7 Registers TA0 to TA4




Figure 12.8 Registers TABSR and UDF





Figure 12.9 Registers ONSF and TRGSR



**Figure 12.10 Registers CPSRF, TACS0, and TACS1**




Figure 12.11 Registers TACS2 and TAPOFS

### 12.1.2 Timer Mode

In timer mode, the timer counts a count source generated internally (refer to **Table 12.2**). Figure 12.12 shows the TAI<sub>i</sub>MR (i = 0 to 4) Register in Timer Mode.

**Table 12.2 Specifications in Timer Mode**


Item	Specification
Count source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S, fC32
Count operation	<ul style="list-style-type: none"> <li>Decrement</li> <li>When the timer underflows, it reloads the reload register contents and continues counting</li> </ul>
Divide ratio	1 / (n + 1)      n: set value of TAI register      0000h to FFFFh
Count start condition	Set the TAI <sub>S</sub> bit in the TABSR register to 1 (start counting)
Count stop condition	Set the TAI <sub>S</sub> bit to 0 (stop counting)
Interrupt request generation timing	Timer underflow
TAI <sub>i</sub> IN pin function (1)	I/O port or gate input
TAI <sub>i</sub> OUT pin function (1)	I/O port or pulse output
Read from timer	Count value can be read by reading the TAI register
Write to timer	<ul style="list-style-type: none"> <li>When not counting Value written to the TAI register is written to both reload register and counter</li> <li>When counting Value written to the TAI register is written to only reload register (transferred to counter when reloaded next)</li> </ul>
Select function (1)	<ul style="list-style-type: none"> <li>Gate function Counting can be started and stopped by an input signal to the TAI<sub>i</sub>IN pin</li> <li>Pulse output function Whenever the timer underflows, the output polarity of TAI<sub>i</sub>OUT pin is inverted. When the TAI<sub>S</sub> bit is set to 0 (stop counting), the pin outputs "L".</li> <li>Output polarity control While the output polarity of the TAI<sub>i</sub>OUT pin is inverted (the TAI<sub>S</sub> bit is set to 0 (stop counting)), the pin outputs "H".</li> </ul>

i = 0 to 4

NOTE:

- Only i = 0 or 1 in the 48-pin version.





**Figure 12.12 TAiMR (i = 0 to 4) Register in Timer Mode**

### 12.1.3 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3, and A4 can count two-phase external signals (64-pin version only). Table 12.3 lists Specifications in Event Counter Mode (When Not Using Two-Phase Pulse Signal Processing). Figure 12.13 shows the TAI<sub>i</sub>MR (i = 0 to 4) Register in Event Counter Mode (When Not Using Two-Phase Pulse Signal Processing).


**Table 12.3 Specifications in Event Counter Mode  
(When Not Using Two-Phase Pulse Signal Processing)**

Item	Specification
Count source	<ul style="list-style-type: none"> <li>External signals input to the TAI<sub>i</sub>N<sup>(1)</sup> pin (i = 0 to 4) (effective edge can be selected in a program)</li> <li>Timer B2 underflows,</li> <li>Timer A<sub>j</sub> (j = i - 1, except j = 4 if i = 0) overflows or underflows,</li> <li>Timer A<sub>k</sub> (k = i + 1, except k = 0 if i = 4) overflows or underflows</li> </ul>
Count operation	<ul style="list-style-type: none"> <li>Increment or decrement can be selected by program.</li> <li>When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading.</li> </ul>
Divide ratio	<ul style="list-style-type: none"> <li>1 / (FFFFh - n + 1) for increment</li> <li>1 / (n + 1) for decrement    n: set value of the TAI register    0000h to FFFFh</li> </ul>
Count start condition	Set the TAI <sub>i</sub> S bit in the TABSR register to 1 (start counting)
Count stop condition	Set the TAI <sub>i</sub> S bit to 0 (stop counting)
Interrupt request generation timing	Timer overflow or underflow
TAI <sub>i</sub> N pin function <sup>(1)</sup>	I/O port or count source input
TAI <sub>i</sub> OUT pin function <sup>(1)</sup>	I/O port, pulse output
Read from timer	Count value can be read by reading the TAI register
Write to timer	<ul style="list-style-type: none"> <li>When not counting Value written to the TAI register is written to both reload register and counter</li> <li>When counting Value written to the TAI register is written to only reload register (transferred to counter when reloaded next)</li> </ul>
Select function	<ul style="list-style-type: none"> <li>Free-run count function Even when the timer overflows or underflows, the reload register content is not reloaded to it</li> <li>Pulse output function<sup>(1)</sup> Whenever the timer underflows or underflows, the output polarity of the TAI<sub>i</sub>OUT pin is inverted. When the TAI<sub>i</sub>S bit is set to 0 (stop counting), the pin outputs low.</li> <li>Output polarity control<sup>(1)</sup> While the output polarity of the TAI<sub>i</sub>OUT pin is inverted (the TAI<sub>i</sub>S bit is set to 0 (stop counting)), the pin outputs high.</li> </ul>

i = 0 to 4

NOTE:

- Only i = 0 or 1 in the 48-pin version.



**Figure 12.13 TAiMR (i = 0 to 4) Register in Event Counter Mode (When Not Using Two-Phase Pulse Signal Processing)**

Table 12.4 lists Specifications in Event Counter Mode (When Using Two-Phase Pulse Signal Processing with Timers A2, A3, and A4). Figure 12.14 shows Registers TA2MR to TA4MR in Event Counter Mode (When Using Two-Phase Pulse Signal Processing with Timers A2, A3, and A4).


**Table 12.4 Specifications in Event Counter Mode  
(When Using Two-Phase Pulse Signal Processing with Timers A2, A3, and A4) (2)**

Item	Specification
Count source	Two-phase pulse signals input to TAIiN or TAIiOUT pin
Count operation	<ul style="list-style-type: none"> <li>Increment or decrement can be selected by two-phase pulse signal</li> <li>When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading.</li> </ul>
Divide ratio	<ul style="list-style-type: none"> <li><math>1 / (FFFFh - n + 1)</math> for increment</li> <li><math>1 / (n + 1)</math> for decrement    n: set value of the TAI register    0000h to FFFFh</li> </ul>
Count start condition	Set the TAIiS bit in the TABSR register to 1 (start counting)
Count stop condition	Set the TAIiS bit to 0 (stop counting)
Interrupt request generation timing	Timer overflow or underflow
TAiIN pin function	Two-phase pulse input
TAiOUT pin function	Two-phase pulse input
Read from timer	Count value can be read by reading Timer A2, A3, or A4 register
Write to timer	<ul style="list-style-type: none"> <li>When not counting Value written to the TAI register is written to both reload register and counter</li> <li>When counting Value written to the TAI register is written to only reload register (transferred to counter when reloaded next)</li> </ul>
Select function (1)	<ul style="list-style-type: none"> <li>Normal processing operation (Timer A2 and Timer A3) The timer increments rising edges or decrements falling edges on the TAJiN pin when input signals on the TAJiOUT pin is "H".</li> </ul> <ul style="list-style-type: none"> <li>Multiply-by-4 processing operation (Timer A3 and Timer A4) If the phase relationship is such that TAKiN pin goes "H" when the input signal on the TAKiOUT pin is "H", the timer increments rising and falling edges on pins TAKiOUT and TAKiN. If the phase relationship is such that the TAKiN pin goes "L" when the input signal on the TAKiOUT pin is "H", the timer counts down rising and falling edges on pins TAKiOUT and TAKiN.</li> </ul>

i = 2 to 4, j = 2, 3, k = 3, 4

NOTES:

- Only Timer A3 is selectable. Timer A2 is fixed to normal processing operation, and Timer A4 is fixed to multiply-by-4 processing operation.
- 64-pin version only.



**Figure 12.14 Registers TA2MR to TA4MR in Event Counter Mode (When Using Two-Phase Pulse Signal Processing with Timers A2, A3, and A4)**

### 12.1.4 One-Shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger (refer to **Table 12.5**). When the trigger occurs, the timer starts up and continues operating for a given period. Figure 12.15 shows the TAI<sub>MR</sub> (i = 0 to 4) Register in One-Shot Timer Mode.


**Table 12.5 Specifications in One-Shot Timer Mode**

Item	Specification
Count source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S, fC32
Count operation	<ul style="list-style-type: none"> <li>Decrement</li> <li>When the counter reaches 0000h, it stops counting after reloading a new value.</li> <li>If a trigger occurs when counting, the timer reloads a new count and restarts counting.</li> </ul>
Divide ratio	1 / n      n: set value of the TAI register      0000h to FFFFh However, the counter does not work if the divide-by-n value is set to 0000h.
Count start condition <sup>(1)</sup>	<p>The TAI<sub>S</sub> bit in the TABSR register = 1 (start counting) and one of the following triggers occurs.</p> <ul style="list-style-type: none"> <li>External trigger input from the TAI<sub>IN</sub> pin</li> <li>Timer B2 underflow, Timer A<sub>j</sub> (j = i - 1, except j = 4 if i = 0) overflow or underflow, Timer A<sub>k</sub> (k = i + 1, except k = 0 if i = 4) overflow or underflow</li> <li>The TAI<sub>OS</sub> bit in the ONSF register is set to 1 (timer starts)</li> </ul>
Count stop condition <sup>(1)</sup>	<ul style="list-style-type: none"> <li>When the counter is reloaded after reaching 0000h</li> <li>The TAI<sub>S</sub> bit is set to 0 (stop counting)</li> </ul>
Interrupt request generation timing <sup>(1)</sup>	When the counter reaches 0000h
TAI <sub>IN</sub> pin function <sup>(1)</sup>	I/O port or trigger input
TAI <sub>OUT</sub> pin function <sup>(1)</sup>	I/O port or pulse output
Read from timer	An indeterminate value is read by reading the TAI register
Write to timer	<ul style="list-style-type: none"> <li>When not counting and until the 1st count source is input after counting starts Value written to the TAI register is written to both reload register and counter</li> <li>When counting (after 1st count source input) Value written to the TAI register is written to only reload register (transferred to counter when reloaded next)</li> </ul>
Select function <sup>(1)</sup>	<ul style="list-style-type: none"> <li>Pulse output function The timer outputs low when not counting and "H" when counting.</li> <li>Output polarity control While the output polarity of TAI<sub>OUT</sub> pin is inverted (the TAI<sub>S</sub> bit is set to 0 (stop counting)), the pin outputs "H".</li> </ul>

i = 0 to 4

NOTE:

- Only i = 0 or 1 in the 48-pin version.



**Figure 12.15 TAIiMR (i = 0 to 4) Register in One-Shot Timer Mode**

### 12.1.5 Pulse Width Modulation (PWM Mode) (Only i = 0 or 1 in the 48-Pin Version)


In PWM mode, the timer outputs pulses of a given width in succession (refer to **Table 12.6**). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Figure 12.16 shows the TAI<sub>i</sub>MR (i = 0, 1) Register in PWM Mode. Figures 12.17 and 12.18 show an Example of 16-Bit Pulse Width Modulator Operation and 8-bit Pulse Width Modulator Operation, respectively.

**Table 12.6 Specifications in PWM Mode**

Item	Specification
Count source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S, fC32
Count operation	<ul style="list-style-type: none"> <li>Decrement (operating as an 8-bit or a 16-bit pulse width modulator)</li> <li>The timer reloads a new value at a rising edge of PWM pulse and continues counting.</li> <li>The timer is not affected by a trigger that occurs during counting.</li> </ul>
16-bit PWM	<ul style="list-style-type: none"> <li>Pulse width <math>n / f_j</math>                      n: set value of the TAI register</li> <li>Cycle time <math>(2^{16} - 1) / f_j</math> fixed        f<sub>j</sub>: count source frequency (1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S, fC32)</li> </ul>
8-bit PWM	<ul style="list-style-type: none"> <li>Pulse width <math>n \times (m + 1) / f_j</math>        n: set value of the TAI register high-order address</li> <li>Cycle time <math>(2^8 - 1) \times (m + 1) / f_j</math>    m: set value of the TAI register low-order address</li> </ul>
Count start condition	<ul style="list-style-type: none"> <li>The TAI<sub>S</sub> bit of the TABSR register is set to 1 (start counting)</li> <li>The TAI<sub>S</sub> bit = 1 and external trigger input from the TAI<sub>I</sub>N pin</li> <li>The TAI<sub>S</sub> bit = 1 and one of the following external triggers occurs Timer B2 underflow, Timer A<sub>j</sub> (j = i - 1, except j = 4 if i = 0) overflow or underflow, Timer A<sub>k</sub> (k = i + 1, except k = 0 if i = 4) overflow or underflow</li> </ul>
Count stop condition	The TAI <sub>S</sub> bit is set to 0 (stop counting)
Interrupt request generation timing	On the falling edge of PWM pulse
TAI <sub>I</sub> N pin function	I/O port or trigger input
TAI <sub>O</sub> UT pin function	Pulse output
Read from timer	An indeterminate value is read by reading the TAI register
Write to timer	<ul style="list-style-type: none"> <li>When not counting Value written to the TAI register is written to both reload register and counter</li> <li>When counting Value written to the TAI register is written to only reload register (transferred to counter when reloaded next)</li> </ul>
Select function	<ul style="list-style-type: none"> <li>Output polarity control While the output polarity of TAI<sub>O</sub>UT pin is inverted (the TAI<sub>S</sub> bit is set to 0 (stop counting)), the pin outputs "H".</li> </ul>

i = 0 to 4





**Figure 12.16 TAiMR (i = 0, 1) Register in PWM Mode**




Figure 12.17 Example of 16-Bit Pulse Width Modulator Operation




Figure 12.18 Example of 8-Bit Pulse Width Modulator Operation

### 12.2 Timer B

Figure 12.19 shows a Timer B Block Diagram. Figures 12.20 to 12.22 show registers related to Timer B. Timer B supports the following two modes. Use bits TMOD1 and TMOD0 in the TBiMR register (i = 0 to 5) to select the desired mode.

- Timer Mode The timer counts an internal count source.
- Event Counter Mode The timer counts underflows of other times.





Figure 12.19 Timer B Block Diagram



**Figure 12.20 Register TB0MR to TB5MR and TB0 to TB5**




Figure 12.21 Register TABSR, TBSR, and CPSRF

Timer B Count Source Select Register 0, Timer B Count Source Select Register 2

b7 b6 b5 b4 b3 b2 b1 b0		Symbol	Address	After Reset
[ ] [ ] [ ] [ ] [ ] [ ] [ ] [ ]		TBCS0	01C8h	00h
[ ] [ ] [ ] [ ] [ ] [ ] [ ] [ ]		TBCS2	01E8h	00h

Bit Symbol	Bit Name	Function	RW
TCS0	TBi count source select bit	b2 b1 b0 0 0 0: f1TIMAB or f2TIMAB <sup>(1)</sup> 0 0 1: f8TIMAB 0 1 0: f32TIMAB	RW
TCS1		0 1 1: f64TIMAB 1 0 0: Do not set 1 0 1: fOCO-S	RW
TCS2		1 1 0: fC32 1 1 1: Do not set	RW
TCS3	TBi count source option specified bit	1: TCK0, TCK1 enabled, TCS0 to TCS2 disabled 0: TCK0, TCK1 disabled, TCS0 to TCS2 enabled	RW
TCS4	TBJ count source select bit	b6 b5 b4 0 0 0: f1TIMAB or f2TIMAB <sup>(1)</sup> 0 0 1: f8TIMAB 0 1 0: f32TIMAB	RW
TCS5		0 1 1: f64TIMAB 1 0 0: Do not set 1 0 1: fOCO-S	RW
TCS6		1 1 0: fC32 1 1 1: Do not set	RW
TCS7	TBJ count source option specified bit	1: TCK0, TCK1 enabled, TCS4 to TCS6 disabled 0: TCK0, TCK1 disabled, TCS4 to TCS6 enabled	RW

TBCS0 register: i = 0, j = 1    TBCS2 register: i = 3, j = 4

NOTE:

1. Set this value at the PCLK0 bit in the PCLKR register.

Timer B Count Source Select Register 1, Timer B Count Source Select Register 3

b7 b6 b5 b4 b3 b2 b1 b0		Symbol	Address	After Reset
[X] [X] [X] [X] [ ] [ ] [ ] [ ]		TBCS1	01C9h	X0h
[ ] [ ] [ ] [ ] [ ] [ ] [ ] [ ]		TBCS3	01E9h	X0h

Bit Symbol	Bit Name	Function	RW
TCS0	TBi count source select bit	b2 b1 b0 0 0 0: f1TIMAB or f2TIMAB <sup>(1)</sup> 0 0 1: f8TIMAB 0 1 0: f32TIMAB	RW
TCS1		0 1 1: f64TIMAB 1 0 0: Do not set 1 0 1: fOCO-S	RW
TCS2		1 1 0: fC32 1 1 1: Do not set	RW
TCS3	TBi count source option specified bit	1: TCK0, TCK1 enabled, TCS0 to TCS2 disabled 0: TCK0, TCK1 disabled, TCS0 to TCS2 enabled	RW
— (b7-b4)	No register bits. If necessary, set to 0. Read as undefined value.		—

TBCS1 register: i = 2    TBCS3 register: i = 5

NOTE:

1. Set this value at the PCLK0 bit in the PCLKR register.

Figure 12.22 Registers TBCS0 to TBCS3

### 12.2.1 Timer Mode

In timer mode, the timer counts a count source generated internally (refer to **Table 12.7**). Figure 12.23 shows the TBiMR Register in Timer Mode.


**Table 12.7 Specifications in Timer Mode**

Item	Specification
Count source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S, fC32
Count operation	<ul style="list-style-type: none"> <li>Decrement</li> <li>When the timer underflows, it reloads the reload register contents and continues counting</li> </ul>
Divide ratio	1 / (n + 1)      n: set value of the TBi register      0000h to FFFFh
Count start condition	Set the TBiS bit <sup>(1)</sup> to 1 (start counting)
Count stop condition	Set the TBiS bit to 0 (stop counting)
Interrupt request generation timing	Timer underflow
Read from timer	Count value can be read by reading the TBi register
Write to timer	<ul style="list-style-type: none"> <li>When not counting Value written to the TBi register is written to both reload register and counter</li> <li>When counting Value written to the TBi register is written to only reload register (transferred to counter when reloaded next)</li> </ul>

i = 0 to 5

NOTE:

- Bits TB0S to TB2S are assigned to bits 5 to 7 in the TABSR register, and bits TB3S to TB5S are assigned to bits 5 to 7 in the TBSR register.



**Figure 12.23 TBiMR Register in Timer Mode**

## 12.2.2 Event Counter Mode

In event counter mode, the timer counts underflows of other times (refer to **Table 12.8**). Figure 12.24 shows the TBiMR Register in Event Counter Mode.


**Table 12.8 Specifications in Event Counter Mode**

Item	Specification
Count source	Timer Bj underflow ( $j = i - 1$ , except $j = 2$ if $i = 0$ , $j = 5$ if $i = 3$ )
Count operation	<ul style="list-style-type: none"> <li>Decrement</li> <li>When the timer underflows, it reloads the reload register contents and continues counting.</li> </ul>
Divide ratio	$1 / (n + 1)$ $n$ : set value of the TBi register    0000h to FFFFh
Count start condition	Set the TBiS bit <sup>(1)</sup> to 1 (start counting)
Count stop condition	Set the TBiS bit to 0 (stop counting)
Interrupt request generation timing	Timer underflow
Read from timer	Count value can be read by reading the TBi register.
Write to timer	<ul style="list-style-type: none"> <li>When not counting Value written to the TBi register is written to both reload register and counter</li> <li>When counting Value written to the TBi register is written to only reload register (transferred to counter when reloaded next)</li> </ul>

$i = 0$  to 5

NOTE:

- Bits TB0S to TB2S are assigned to bits 5 to 7 in the TABSR register, and bits TB3S to TB5S are assigned to bits 5 to 7 in the TBSR register.



**Figure 12.24 TBiMR Register in Event Counter Mode**



## 13. Serial Interface

Serial interfaces consist of three channels: UART0 to UART2.

### 13.1 UARTi (i = 0 to 2)

Each UARTi has an exclusive timer to generate a transfer clock, so it operates independently of each other.

Figures 13.1 to 13.3 show the block diagrams of UARTi. Figure 13.4 shows the UARTi Transmit/Receive Unit.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode)
- Special mode 1 (I<sup>2</sup>C mode)
- Special mode 2
- Special mode 3 (Bus collision detection function, IE mode)
- Special mode 4 (SIM mode): UART2

Figures 13.5 to 13.14 show the UARTi-related registers.

Refer to tables for each mode for register setting.




Figure 13.1 UART0 Block Diagram




Figure 13.2 UART1 Block Diagram




Figure 13.3 UART2 Block Diagram




Figure 13.4 UARTi ( $i = 0$  to  $2$ ) Transmit/Receive Unit Block Diagram




Figure 13.5 Registers U0TB to U2TB and U0RB to U2RB




Figure 13.6 Registers U0BRG to U2BRG and U0MR to U2MR




Figure 13.7 Registers U0C0 to U2C0




Figure 13.8 U0C1, U1C1 Register






Figure 13.9 U2C1 Register





Figure 13.10 UCON Register



**Figure 13.11 U0SMR to U2SMR Register**





Figure 13.12 U0SMR2 to U2SMR2 Register



**Figure 13.13 U0SMR3 to U2SMR3 Register**




Figure 13.14 Registers U0SMR4 to U2SMR4

### 13.1.1 Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 13.1 lists the Clock Synchronous Serial I/O Mode Specifications. Table 13.2 lists Registers Used and Settings in Clock Synchronous Serial I/O Mode.

**Table 13.1 Clock Synchronous Serial I/O Mode Specifications**

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	<ul style="list-style-type: none"> <li>CKDIR bit in the UiMR register = 0 (internal clock): <math>f_j / (2(n + 1))</math>  <math>f_j = f1SIO, f2SIO, f8SIO, f32SIO</math>    <math>n =</math> setting value of UiBRG register    00h to FFh</li> <li>CKDIR bit = 1 (external clock): input from CLKi pin</li> </ul>
Transmission, reception control	Selectable from CTS function, RTS function or $\overline{CTS}/\overline{RTS}$ function disable
Transmission start condition	Before transmission starts, satisfy the following requirements <sup>(1)</sup> <ul style="list-style-type: none"> <li>The TE bit in the UiC1 register = 1 (transmission enabled)</li> <li>The TI bit in the UiC1 register = 0 (data present in UiTB register)</li> <li>If <math>\overline{CTS}</math> function is selected, input on the CTSi pin = "L"</li> </ul>
Reception start condition	Before reception starts, satisfy the following requirements <sup>(1)</sup> <ul style="list-style-type: none"> <li>The RE bit in the UiC1 register = 1 (reception enabled)</li> <li>The TE bit in the UiC1 register = 1 (transmission enabled)</li> <li>The TI bit in the UiC1 register = 0 (data present and dummy written in the UiTB register)</li> </ul>
Interrupt request generation timing	For transmission, one of the following conditions can be selected <ul style="list-style-type: none"> <li>The UiIRS bit <sup>(3)</sup> = 0 (transmit buffer empty): when transferring data from the UiTB register to the UARTi transmit register (at start of transmission)</li> <li>The UiIRS bit = 1 (transfer completed): when the serial interface finished sending data from the UARTi transmit register</li> </ul> For reception <ul style="list-style-type: none"> <li>When transferring data from the UARTi receive register to the UiRB register (at completion of reception)</li> </ul>
Error detection	Overrun error <sup>(2)</sup> This error occurs if the serial interface started receiving the next data before reading the UiRB register and received the 7th bit of the next data
Select function	<ul style="list-style-type: none"> <li>CLK polarity selection Transfer data input/output can be chosen to occur synchronously with the rising or the falling edge of the transfer clock</li> <li>LSB first, MSB first selection Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected</li> <li>Continuous receive mode selection Reception is enabled immediately by reading the UiRB register</li> <li>Switching serial data logic This function reverses the logic value of the transmit/receive data</li> <li>Transfer clock output from multiple pins selection (UART1) The output pin can be selected in a program from two UART1 transfer clock pins that have been set</li> <li>Separate <math>\overline{CTS}/\overline{RTS}</math> pins (UART0) CTS0 and RTS0 are input/output from separate pins</li> </ul>

i = 0 to 2

**NOTES:**

- When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- If an overrun error occurs, the receive data of the UiRB register will be indeterminate. The IR bit in the SiRIC register does not change to 1 (interrupt requested).
- Bits U0IRS and U1IRS correspond to bits 0 and 1 in the UCON register respectively. U2IRS bit is in U2C1 register respectively.

**Table 13.2 Registers Used and Settings in Clock Synchronous Serial I/O Mode**

Register	Bit	Function
UiTB (3)	0 to 7	Set transmission data
UiRB (3)	0 to 7	Reception data can be read
	OER	Overflow error flag
UiBRG	0 to 7	Set a bit rate
UiMR (3)	SMD2 to SMD0	Set to 001b
	CKDIR	Select the internal clock or external clock
	IOPOL	Set to 0
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register
	CRS	Select either $\overline{\text{CTS}}$ or $\overline{\text{RTS}}$ to use functions
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the $\overline{\text{CTS}}$ or $\overline{\text{RTS}}$ function
	NCH	Select TXDi pin output mode (2)
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
UiC1	TE	Set this bit to 1 to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set this bit to 1 to enable reception
	RI	Reception complete flag
	UiIRS (1)	Select the source of UARTi transmit interrupt
	UiRRM (1)	Set this bit to 1 to use continuous reception mode
	UiLCH	Set this bit to 1 to use inverted data logic
	UIERE	Set to 0
UiSMR	0 to 7	Set to 0
UiSMR2	0 to 7	Set to 0
UiSMR3	0 to 2	Set to 0
	NODC	Select clock output mode
	4 to 7	Set to 0
UiSMR4	0 to 7	Set to 0
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set this bit to 1 to use continuous reception mode
	CLKMD0	Select the transfer clock output pin when CLKMD1 = 1
	CLKMD1	Set this bit to 1 to output UART1 transfer clock from two pins
	RCSP	Set this bit to 1 to accept as input the $\overline{\text{CTS0}}$ signal of UART0 from the P6_4 pin
	7	Set to 0

i = 0 to 2

## NOTES:

1. Set bits 4 and 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.
2. The TXD2 pin is N channel open-drain output. Set the NCH bit in the U2C0 register to 0.
3. Set bits not listed above to 0 when writing to the registers in clock synchronous serial I/O mode.



Table 13.3 lists the I/O Pin Functions in Clock Synchronous Serial I/O Mode (Multiple Transfer Clock Output Pin Function Not Selected). Table 13.4 lists the P6\_4 Pin Functions in Clock Synchronous Serial I/O Mode. Note that for a period from when UART<sub>i</sub> operating mode is selected to when transfer starts, the TXD<sub>i</sub> pin outputs “H” (If the N-channel open-drain output is selected, this pin is in high-impedance state).

**Table 13.3 I/O Pin Functions in Clock Synchronous Serial I/O Mode (Multiple Transfer Clock Output Pin Function Not Selected)**

Pin Name	Function	Method of Selection
TXD <sub>i</sub>	Serial data output	(Outputs dummy data when performing reception only)
RXD <sub>i</sub>	Serial data input	Set the port direction bit corresponding to the RXD <sub>i</sub> pin = 0 (can be used as an input port when performing transmission only)
CLK <sub>i</sub>	Transfer clock output	The CKDIR bit in the UiMR register = 0
	Transfer clock input	The CKDIR bit in the UiMR register = 1 Set the port direction bit corresponding to the CLK <sub>i</sub> pin = 0
$\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$	$\overline{\text{CTS}}$ input	The CRD bit in the UiC0 register = 0 The CRS bit in the UiC0 register = 0 Set the port direction bit corresponding to the $\overline{\text{CTS}}_i$ pin = 0
	$\overline{\text{RTS}}$ output	The CRD bit in the UiC0 register = 0 The CRS bit in the UiC0 register = 1
	I/O port	The CRD bit in the UiC0 register = 1

i = 0 to 2

**Table 13.4 P6\_4 Pin Functions in Clock Synchronous Serial I/O Mode**

Pin Function	Bit Set Value					
	U1C0 Register		U0C0 Register			PD6 Register
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P6_4	1	–	0	0	–	Input: 0, Output: 1
$\overline{\text{CTS}}_1$	0	0	0	0	–	0
$\overline{\text{RTS}}_1$	0	1	0	0	–	–
$\overline{\text{CTS}}_0$ (1)	0	0	1	0	–	0
CLKS1	–	–	–	1 (2)	1	–

- indicates either 0 or 1

NOTES:

- In addition to this, set the CRD bit in the U0C0 register to 0 ( $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$  enabled) and the CRS bit in the U0C0 register to 1 ( $\overline{\text{RTS}}_0$  selected).
- When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output:
  - High if the CLKPOL bit in the U1C0 register = 0: H
  - Low if the CLKPOL bit in the U1C0 register = 1: L




Figure 13.15 Transmit and Receive Operation during Clock Synchronous Serial I/O Mode

### 13.1.1.1 Counter Measure for Communication Error

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below.

- Resetting the UiRB register ( $i = 0$  to 2)

- (1) Set the RE bit in the UiC1 register to 0 (reception disabled)
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled)
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous serial I/O mode)
- (4) Set the RE bit in the UiC1 register to 1 (reception enabled)

- Resetting the UiTB register ( $i = 0$  to 2)

- (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled)
- (2) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous serial I/O mode)
- (3) A 1 is written to the RE bit in the UiC1 register (transmission enabled), regardless of the value of the TE bit in the UiCi register

### 13.1.1.2 CLK Polarity Select Function

Use the CKPOL bit in the UiC0 register ( $i = 0$  to 2) to select the transfer clock polarity. Figure 13.16 shows the Transfer Clock Polarity.




Figure 13.16 Transfer Clock Polarity

### 13.1.1.3 LSB First/MSB First Select Function

Use the UFORM bit in the UiC0 register ( $i = 0$  to 2) to select the transfer format. Figure 13.17 shows the Transfer Format.




Figure 13.17 Transfer Format

### 13.1.1.4 Continuous Reception Mode

In continuous reception mode, receive operation becomes enabled when the receive buffer register is read. It is not necessary to write dummy data into the transmit buffer register to enable receive operation in this mode. However, a dummy read of the receive buffer register is required when starting the operating mode.

When the UiRRM bit ( $i = 0$  to 2) = 1 (continuous reception mode), the TI bit in the UiC1 register is set to 0 (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. Bits U0RRM and U1RRM correspond to bits 2 and 3 in the UCON register, respectively. U2RRM bit is in U2C1 register.

### 13.1.1.5 Serial Data Logic Switching Function

When the UiLCH bit in the UiC1 register ( $i = 0$  to  $2$ ) = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 13.18 shows Serial Data Logic Switching.




Figure 13.18 Serial Data Logic Switching

### 13.1.1.6 Transfer Clock Output from Multiple Pins (UART1)

Use bits CLKMD1 to CLKMD0 in the UCON register to select one of the two transfer clock output pins (refer to **Figure 13.19**). This function can be used when the selected transfer clock for UART1 is an internal clock.




Figure 13.19 Transfer Clock Output from Multiple Pins

### 13.1.1.7 $\overline{\text{CTS}}/\overline{\text{RTS}}$ Function

The  $\overline{\text{CTS}}$  function is used to start transmit and receive operation when “L” is applied to the  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  ( $i = 0$  to  $2$ ) pin. Transmit and receive operation begins when the  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin is held “L”. If the “L” signal is switched to “H” during a transmit or receive operation, the operation stops before the next data.

For the  $\overline{\text{RTS}}$  function, the  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin outputs “L” when the microcomputer is ready to receive. The output level becomes “H” on the first falling edge of the  $\text{CLK}_i$  pin.

- The CRD bit in the UIC0 register = 1 (disable  $\overline{\text{CTS}}/\overline{\text{RTS}}$  function)
- The CRD bit = 0, CRS bit = 0 ( $\overline{\text{CTS}}$  function selected)  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin is programmable I/O function
- The CRD bit = 0, CRS bit = 1 ( $\overline{\text{RTS}}$  function selected)  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin is  $\overline{\text{CTS}}$  function

### 13.1.1.8 $\overline{\text{CTS}}/\overline{\text{RTS}}$ Separate Function (UART0)

This function separates  $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$ , outputs  $\overline{\text{RTS}}_0$  from the P6\_0 pin, and inputs  $\overline{\text{CTS}}_0$  from the P6\_4 pin. To use this function, set the register bits as shown below.

- The CRD bit in the U0C0 register = 0 (enable  $\overline{\text{CTS}}/\overline{\text{RTS}}$  of UART0)
- The CRS bit in the U0C0 register = 1 (output  $\overline{\text{RTS}}$  of UART0)
- The CRD bit in the U1C0 register = 0 (enable  $\overline{\text{CTS}}/\overline{\text{RTS}}$  of UART1)
- The CRS bit in the U1C0 register = 0 (input  $\overline{\text{CTS}}$  of UART1)
- The RCSP bit in the UCON register = 1 (inputs  $\overline{\text{CTS}}_0$  from the P6\_4 pin)
- The CLKMD1 bit in the UCON register = 0 (CLKS1 not used)

Note that when using the  $\overline{\text{CTS}}/\overline{\text{RTS}}$  separate function,  $\overline{\text{CTS}}/\overline{\text{RTS}}$  of UART1 function cannot be used.




Figure 13.20  $\overline{\text{CTS}}/\overline{\text{RTS}}$  Separate Function

### 13.1.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired bit rate and transfer data format. Table 13.5 lists the UART Mode Specifications.

**Table 13.5 UART Mode Specifications**

Item	Specification
Transfer data format	<ul style="list-style-type: none"> <li>• Character bit (transfer data): selectable from 7, 8, or 9 bits</li> <li>• Start bit: 1 bit</li> <li>• Parity bit: selectable from odd, even, or none</li> <li>• Stop bit: selectable from 1 bit or 2 bits</li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>• The CKDIR bit in the UiMR register = 0 (internal clock): <math>f_j / (16(n + 1))</math>  <math>f_j = f1SIO, f2SIO, f8SIO, f32SIO</math> n: setting value of UiBRG register 00h to FFh</li> <li>• CKDIR bit = 1 (external clock): <math>f_{EXT} / (16(n + 1))</math>  <math>f_{EXT}</math>: input from CLKi pin n: setting value of UiBRG register 00h to FFh</li> </ul>
Transmission, reception control	Selectable from $\overline{CTS}$ function, $\overline{RTS}$ function or $\overline{CTS}/\overline{RTS}$ function disabled
Transmission start condition	<p>Before transmission starts, satisfy the following requirements</p> <ul style="list-style-type: none"> <li>• The TE bit in the UiC1 register = 1 (transmission enabled)</li> <li>• The TI bit in the UiC1 register = 0 (data present in the UiTB register)</li> <li>• If <math>\overline{CTS}</math> function is selected, input on the <math>\overline{CTS}_i</math> pin = "L"</li> </ul>
Reception start condition	<p>Before reception starts, satisfy the following requirements</p> <ul style="list-style-type: none"> <li>• The RE bit in the UiC1 register = 1 (reception enabled)</li> <li>• Start bit detection</li> </ul>
Interrupt request generation timing	<p>For transmission, one of the following conditions can be selected</p> <ul style="list-style-type: none"> <li>• The UiIRS bit <sup>(2)</sup> = 0 (transmit buffer empty): when transferring data from the UiTB register to the UARTi transmit register (at start of transmission)</li> <li>• The UiIRS bit = 1 (transfer completed): when the serial interface completes sending data from the UARTi transmit register</li> </ul> <p>For reception</p> <ul style="list-style-type: none"> <li>• When transferring data from the UARTi receive register to the UiRB register (at completion of reception)</li> </ul>
Error detection	<ul style="list-style-type: none"> <li>• Overrun error <sup>(1)</sup> This error occurs if the serial interface started receiving the next data before reading the UiRB register and received the bit one before the last stop bit of the next data</li> <li>• Framing error <sup>(3)</sup> This error occurs when the number of stop bits set is not detected</li> <li>• Parity error <sup>(3)</sup> This error occurs when if parity is enabled, the number of 1 in parity and character bits does not match the number of 1 set</li> <li>• Error sum flag This flag is set to 1 when any of the overrun, framing, or parity errors occur</li> </ul>
Select function	<ul style="list-style-type: none"> <li>• LSB first, MSB first selection Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected</li> <li>• Serial data logic switch This function reverses the logic of the transmit/receive data. The start and stop bits are not reversed.</li> <li>• TXD, RXD I/O polarity switch This function reverses the polarities of the TXD pin output and RXD pin input. The logic levels of all I/O data are reversed.</li> <li>• Separate <math>\overline{CTS}/\overline{RTS}</math> pins (UART0) <math>\overline{CTS}_0</math> and <math>\overline{RTS}_0</math> are input/output from separate pins.</li> </ul>

i = 0 to 2

**NOTES:**

1. If an overrun error occurs, the receive data of the UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.
2. Bits U0IRS and U1IRS are bits 0 and 1 in the UCON register. U2IRS bit is in U2C1 register.
3. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the UARTi receive register to the UiRB register.

**Table 13.6 Registers Used and Settings in UART Mode**

Register	Bit	Function
UiTB	0 to 8	Set transmission data <sup>(1)</sup>
UiRB	0 to 8	Reception data can be read <sup>(1)</sup>
	OER, FER, PER, SUM	Error flag
UiBRG	0 to 7	Set a bit rate
UiMR	SMD2 to SMD0	Set these bits to 100b when transfer data is 7 bits long
		Set these bits to 101b when transfer data is 8 bits long
		Set these bits to 110b when transfer data is 9 bits long
	CKDIR	Select the internal clock or external clock
	STPS	Select the stop bit
	PRY, PRYE	Select whether parity is included and whether odd or even
	IOPOL	Select the TXD/RXD input/output polarity
UiC0	CLK0, CLK1	Select the count source for the UiBRG register
	CRS	Select $\overline{\text{CTS}}$ or $\overline{\text{RTS}}$ to use functions
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the $\overline{\text{CTS}}$ or $\overline{\text{RTS}}$ function
	NCH	Select TXDi pin output mode <sup>(3)</sup>
	CKPOL	Set to 0
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this bit to 0 when transfer data is 7 or 9 bits long.
UiC1	TE	Set this bit to 1 to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to 1 to enable reception
	RI	Reception complete flag
	UiIRS <sup>(2)</sup>	Select the source of UARTi transmit interrupt
	UiRRM <sup>(2)</sup>	Set to 0
	UiLCH	Set this bit to 1 to use reversed data logic
	UiERE	Set to 0
UiSMR	0 to 7	Set to 0
UiSMR2	0 to 7	Set to 0
UiSMR3	0 to 7	Set to 0
UiSMR4	0 to 7	Set to 0
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set to 0
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1	Set to 0
	RCSP	Set this bit to 1 to accept as input $\overline{\text{CTS0}}$ signal of UART0 from the P6_4 pin
	7	Set to 0

i = 0 to 2

**NOTES:**

- The bits used for transmit/receive data are as follows: bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.
- Set the bit 4 and bit 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are included in the UCON register.
- TXD2 pin is N channel open-drain output. Set the NCH bit in the U2C0 register to 0.



Table 13.7 lists the I/O Pin Functions in UART Mode. Table 13.8 lists the P6\_4 Pin Functions in UART Mode. Note that for a period from when the UART<sub>i</sub> operating mode is selected to when transfer starts, the TXD<sub>i</sub> pin outputs “H” (If the N-channel open-drain output is selected, this pin is in high-impedance state).

**Table 13.7 I/O Pin Functions in UART Mode**

Pin Name	Function	Method of Selection
TXD <sub>i</sub>	Serial data output	(“H” output when performing reception only)
RXD <sub>i</sub>	Serial data input	Set the port direction bit corresponding to the RXD <sub>i</sub> pin to 0 (can be used as an input port when performing transmission only)
CLK <sub>i</sub>	Input/output port	The CKDIR bit in the UiMR register = 0
	Transfer clock input	The CKDIR bit in the UiMR register = 1 Set the port direction bit corresponding to the CLK <sub>i</sub> pin to 0
CTS <sub>i</sub> /RTS <sub>i</sub>	CTS input	The CRD bit in the UiC0 register = 0 The CRS bit in the UiC0 register = 0 Set the port direction bit corresponding to the CTS <sub>i</sub> pin to 0
		RTS input
	Input/output port	The CRD bit in the UiC0 register = 1

i = 0 to 2

**Table 13.8 P6\_4 Pin Functions in UART Mode**

Pin Function	Bit Set Value				
	U1C0 Register		UCON Register		PD6 Register
	CRD	CRS	RCSP	CLKMD1	PD6_4
P6_4	1	–	0	0	Input: 0, Output: 1
CTS <sub>1</sub>	0	0	0	0	0
RTS <sub>1</sub>	0	1	0	0	–
CTS <sub>0</sub> (1)	0	0	1	0	0

– indicates either 0 or 1.

**NOTE:**

- In addition to this, set the CRD bit in the U0C0 register to 0 (CTS<sub>0</sub>/RTS<sub>0</sub> enabled) and the CRS bit in the U0C0 register to 1 (RTS<sub>0</sub> selected).





Figure 13.21 Transmit Timing in UART Mode



**Figure 13.22 Receive Timing in UART Mode**

### 13.1.2.1 Bit Rate

In UART mode, the frequency set by the UiBRG register ( $i = 0$  to  $2$ ) divided by 16 become bit rates. Table 13.9 lists an Example of Bit Rates and Settings.

**Table 13.9 Example of Bit Rates and Settings**

Bit Rate (bps)	Count Source of UiBRG	Peripheral Function Clock: 16 MHz	
		Set Value of UiBRG: n	Bit Rate (bps)
1200	f8SIO	103 (67h)	1202
2400	f8SIO	51 (33h)	2404
4800	f8SIO	25 (19h)	4808
9600	f1SIO	103 (67h)	9615
14400	f1SIO	68 (44h)	14493
19200	f1SIO	51 (33h)	19231
28800	f1SIO	34 (22h)	28571
31250	f1SIO	31 (1Fh)	31250
38400	f1SIO	25 (19h)	38462
51200	f1SIO	19 (13h)	50000

### 13.1.2.2 Counter Measure for Communication Error

If a communication error occurs while transmitting or receiving in UART mode, follow the procedures below.

- Resetting the UiRB register ( $i = 0$  to 2)

- (1) Set the RE bit in the UiC1 register to 0 (reception disabled)
- (2) Set the RE bit in the UiC1 register to 1 (reception enabled)

- Resetting the UiTB register ( $i = 0$  to 2)

- (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled)
- (2) Reset bits SMD2 to SMD0 in the UiMR register to 001b, 101b, and 110b.
- (3) 1 is written to the RE bit in the UiC1 register (transmission enabled), regardless of the TE bit in the UiC1 register

### 13.1.2.3 LSB First/MSB First Select Function

As shown in Figure 13.23, use the UFORM bit in the UiC0 register to select the transfer format. This function is valid when transfer data is 8 bits long.




Figure 13.23 Transfer Format

### 13.1.2.4 Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 13.24 shows Serial Data Logic Switching.




Figure 13.24 Serial Data Logic Switching

### 13.1.2.5 TXD and RXD I/O Polarity Reverse Function

This function reverses the polarities of the TXDi pin output and RXDi pin input. The logic levels of all input/output data (including bits for start, stop, and parity) are reversed. Figure 13.25 shows the TXD and RXD I/O Polarity Reverse.




Figure 13.25 TXD and RXD I/O Polarity Reverse

### 13.1.2.6 $\overline{\text{CTS}}/\overline{\text{RTS}}$ Function

The  $\overline{\text{CTS}}$  function is used to start transmit operation when “L” is applied to the  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  ( $i = 0$  to 2) pin. Transmit operation begins when the  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin is held “L”. If the “L” signal is switched to “H” during a transmit operation, the operation stops after the ongoing transmit/receive operation is completed.

When the  $\overline{\text{RTS}}$  function is used, the  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin outputs “L” when the microcomputer is ready to receive. The output level becomes “H” on the first falling edge of the CLK<sub>i</sub> pin.

- The CRD bit in the UIC0 register = 1 (disable  $\overline{\text{CTS}}/\overline{\text{RTS}}$  function)
- The CRD bit = 0, CRS bit = 0 ( $\overline{\text{CTS}}$  function is selected)  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin is programmable I/O function
- The CRD bit = 0, CRS bit = 1 ( $\overline{\text{RTS}}$  function is selected)  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin is  $\overline{\text{CTS}}$  function

### 13.1.2.7 $\overline{\text{CTS}}/\overline{\text{RTS}}$ Separate Function (UART0)

This function separates  $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$ , outputs  $\overline{\text{RTS}}_0$  from the P6\_0 pin, and inputs  $\overline{\text{CTS}}_0$  from the P6\_4 pin. To use this function, set the register bits as shown below.

- The CRD bit in the U0C0 register = 0 (enable  $\overline{\text{CTS}}/\overline{\text{RTS}}$  of UART0)
- The CRS bit in the U0C0 register = 1 (output  $\overline{\text{RTS}}$  of UART0)
- The CRD bit in the U1C0 register = 0 (enable  $\overline{\text{CTS}}/\overline{\text{RTS}}$  of UART1)
- The CRS bit in the U1C0 register = 0 (input  $\overline{\text{CTS}}$  of UART1)
- The RCSP bit in the UCON register = 1 (inputs  $\overline{\text{CTS}}_0$  from the P6\_4 pin)
- The CLKMD1 bit in the UCON register = 0 (CLKS1 not used)

Note that when using the  $\overline{\text{CTS}}/\overline{\text{RTS}}$  separate function,  $\overline{\text{CTS}}/\overline{\text{RTS}}$  of UART1 function cannot be used.




Figure 13.26  $\overline{\text{CTS}}/\overline{\text{RTS}}$  Separate Function

### 13.1.3 Special Mode 1 (I<sup>2</sup>C mode)

I<sup>2</sup>C mode is provided for use as a simplified I<sup>2</sup>C interface compatible mode. Table 13.10 lists the specifications of I<sup>2</sup>C mode. Tables 13.11 and 13.12 list Registers Used and Settings in I<sup>2</sup>C Mode. Table 13.13 lists the I<sup>2</sup>C Mode Functions. Figure 13.27 shows the I<sup>2</sup>C Mode Block Diagram. Figure 13.28 shows Transfer to UiRB Register and Interrupt Timing.

As shown in Table 13.13, the microcomputer is placed in I<sup>2</sup>C mode by setting bits SMD2 to SMD0 to 010b and the IICM bit to 1. Because SDA<sub>i</sub> transmit output has a delay circuit attached, SDA<sub>i</sub> output does not change state until SCL<sub>i</sub> goes low and remains stably “L”.

**Table 13.10 I<sup>2</sup>C Mode Specifications**

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	<ul style="list-style-type: none"> <li>• During master CKDIR bit in the UiMR register = 0 (internal clock): <math>f_j / (2(n + 1))</math> <math>f_j = f1SIO, f2SIO, f8SIO, f32SIO</math> <math>n =</math> setting value of the UiBRG register 00h to FFh</li> <li>• During slave CKDIR bit = 1 (external clock): input from the SCL<sub>i</sub> pin</li> </ul>
Transmission start condition	Before transmission starts, satisfy the following requirements <sup>(1)</sup> <ul style="list-style-type: none"> <li>• The TE bit in the UiC1 register = 1 (transmission enabled)</li> <li>• The TI bit in the UiC1 register = 0 (data present in UiTB register)</li> </ul>
Reception start condition	Before reception starts, satisfy the following requirements <sup>(1)</sup> <ul style="list-style-type: none"> <li>• The RE bit in the UiC1 register = 1 (reception enabled)</li> <li>• The TE bit in the UiC1 register = 1 (transmission enabled)</li> <li>• The TI bit in the UiC1 register = 0 (data present in the UiTB register)</li> </ul>
Interrupt request generation timing	When start or stop condition is detected, acknowledge undetected, or acknowledge detected
Error detection	Overrun error <sup>(2)</sup> This error occurs if the serial interface started receiving the next data before reading the UiRB register and received the 8th bit of the next data
Select function	<ul style="list-style-type: none"> <li>• Arbitration lost Timing at which the ABT bit in the UiRB register is updated can be selected</li> <li>• SDA<sub>i</sub> digital delay No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable</li> <li>• Clock phase setting With or without clock delay selectable</li> </ul>

i = 0 to 2

**NOTES:**

1. When an external clock is selected, the conditions must be met while the external clock is in “H” state.
2. If an overrun error occurs, the received data of the UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.




Figure 13.27 I<sup>2</sup>C Mode Block Diagram



**Table 13.11 Registers Used and Settings in I<sup>2</sup>C Mode (1)**

Register	Bit	Function	
		Master	Slave
UiTB	0 to 7	Set transmission data	Set transmission data
UiRB (3)	0 to 7	Reception data can be read	Reception data can be read
	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit
	ABT	Arbitration lost detection flag	Invalid
	OER	Overrun error flag	Overrun error flag
UiBRG	0 to 7	Set a bit rate	Invalid
UiMR (3)	SMD2 to SMD0	Set to 010b	Set to 010b
	CKDIR	Set to 0	Set to 1
	IOPOL	Set to 0	Set to 0
UiC0	CLK1, CLK0	Select the count source for the UiBRG register	Invalid
	CRS	Invalid because CRD = 1	Invalid because CRD = 1
	TXEPT	Transmit register empty flag	Transmit register empty flag
	CRD (4)	Set to 1	Set to 1
	NCH	Set to 1 (2)	Set to 1 (2)
	CKPOL	Set to 0	Set to 0
	UFORM	Set to 1	Set to 1
UiC1	TE	Set this bit to 1 to enable transmission	Set this bit to 1 to enable transmission
	TI	Transmit buffer empty flag	Transmit buffer empty flag
	RE	Set this bit to 1 to enable reception	Set this bit to 1 to enable reception
	RI	Reception complete flag	Reception complete flag
	UiIRS (1)	Invalid	Invalid
	UiRRM (1), UiLCH, UiERE	Set to 0	Set to 0
UiSMR	IICM	Set to 1	Set to 1
	ABC	Select the timing at which arbitration lost is detected	Invalid
	BBS	Bus busy flag	Bus busy flag
	3 to 7	Set to 0	Set to 0
UiSMR2	IICM2	Refer to <b>Table 13.13 "I<sup>2</sup>C Mode Functions"</b>	Refer to <b>Table 13.13 "I<sup>2</sup>C Mode Functions"</b>
	CSC	Set this bit to 1 to enable clock synchronization	Set to 0
	SWC	Set this bit to 1 to have SCLi output fixed to "L" at the falling edge of the 9th bit of clock	Set this bit to 1 to have SCLi output fixed to "L" at the falling edge of the 9th bit of clock
	ALS	Set this bit to 1 to have SDAi output stopped when arbitration lost is detected	Set to 0
	STAC	Set to 0	Set this bit to 1 to initialize UARTi at start condition detection
	SWC2	Set this bit to 1 to have SCLi output forcibly pulled low	Set this bit to 1 to have SCLi output forcibly pulled low
	SDHI	Set this bit to 1 to disable SDAi output	Set this bit to 1 to disable SDAi output
	7	Set to 0	Set to 0

i = 0 to 2

## NOTES:

- Set the bit 4 and bit 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.
- The TXD2 pin is N channel open-drain output. No NCH bit in the U2C0 register is assigned. When write, set to 0.
- Set the bits not listed above to 0 when writing to the registers in I<sup>2</sup>C mode.
- When using UART1 in I<sup>2</sup>C mode and enabling the  $\overline{\text{CTS}}/\overline{\text{RTS}}$  separate function of UART0, set the CRD bit in the U1C0 register to 0 ( $\overline{\text{CTS}}/\overline{\text{RTS}}$  enabled) and the CRS bit to 0 ( $\overline{\text{CTS}}$  input).

**Table 13.12 Registers Used and Settings in I<sup>2</sup>C Mode (2)**

Register	Bit	Function	
		Master	Slave
UiSMR3	0, 2, 4, and NODC	Set to 0	Set to 0
	CKPH	Refer to <b>Table 13.13 “I<sup>2</sup>C Mode Functions”</b>	Refer to <b>Table 13.13 “I<sup>2</sup>C Mode Functions”</b>
	DL2 to DL0	Set the amount of SDA <sub>i</sub> digital delay	Set the amount of SDA <sub>i</sub> digital delay
UiSMR4	STAREQ	Set this bit to 1 to generate start condition	Set to 0
	RSTAREQ	Set this bit to 1 to generate restart condition	Set to 0
	STPREQ	Set this bit to 1 to generate stop condition	Set to 0
	STSPSEL	Set this bit to 1 to output each condition	Set to 0
	ACKD	Select ACK or NACK	Select ACK or NACK
	ACKC	Set this bit to 1 to output ACK data	Set this bit to 1 to output ACK data
	SCLHI	Set this bit to 1 to have SCL <sub>i</sub> output stopped when stop condition is detected	Set to 0
	SWC9	Set to 0	Set this bit to 1 to set the SCL <sub>i</sub> to “L” hold at the falling edge of the 9th bit of clock
IFSR2A	IFSR26, ISFR27	Set to 1	Set to 1
UCON	U0IRS, U1IRS	Invalid	Invalid
	2	Set to 0	Set to 0

i = 0 to 2

Table 13.13 I<sup>2</sup>C Mode Functions

Function	Clock Synchronous Serial I/O Mode (SMD2 to SMD0 = 001b, IICM = 0)	I <sup>2</sup> C Mode (SMD2 to SMD0 = 010b, IICM = 1)			
		IICM2 = 0 (NACK/ACK interrupt)		IICM2 = 1 (UART transmit/receive interrupt)	
		CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)
Factor of interrupt number 6, 7, and 10 (1, 5, 7)	–	Start condition detection or stop condition detection (Refer to Table 13.14 “STSPSEL Bit Functions”)			
Factor of interrupt number 15, 17, and 19 (1, 6)	UARTi transmission Transmission started or completed (selected by UiIRS)	No acknowledgment detection (NACK) Rising edge of SCLi 9th bit	UARTi transmission Rising edge of SCLi 9th bit	UARTi transmission Falling edge of SCLi next to the 9th bit	
Factor of interrupt number 16, 18, and 20 (1, 6)	UARTi reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgment detection (ACK) Rising edge of SCLi 9th bit	UARTi reception Falling edge of SCLi 9th bit		
Timing for transferring data from the UART reception shift register to the UiRB register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of SCLi 9th bit	Falling edge of SCLi 9th bit	Falling and rising edges of SCLi 9th bit	
UARTi transmission output delay	Not delayed	Delayed			
Functions of TXDi/SDAi	TXDi output	SDAi input/output			
Functions of RXDi/SCLi	RXDi input	SCLi input/output			
Functions of CLKi	CLKi input or output port selected	– (Cannot be used in I <sup>2</sup> C mode)			
Noise filter width	15 ns	200 ns			
Read RXDi and SCLi pin levels	Possible when the corresponding port direction bit = 0	Always possible no matter how the corresponding port direction bit is set			
Initial value of TXDi and SDAi outputs	CKPOL = 0 (“H”) CKPOL = 1 (“L”)	The value set in the port register before setting I <sup>2</sup> C mode (2)			
Initial and end values of SCLi	–	“H”	“L”	“H”	“L”
DMA1 factor (6)	UARTi reception	Acknowledgment detection (ACK)	UARTi reception Falling edge of SCLi 9th bit		
Store received data	1st to 8th bits of the received data are stored into bits 0 to 7 in the UiRB register	1st to 8th bits of the received data are stored into bits 7 to 0 in the UiRB register	1st to 7th bits of the received data are stored into bits 6 to 0 in the UiRB register. 8th bit is stored into bit 8 in the UiRB register		
Read Received Data	The UiRB register status is read			Bits 6 to 0 in the UiRB register are read as bits 7 to 1. Bit 8 in the UiRB register is read as bit 0 (4)	

i = 0 to 2

## NOTES:

1. If the source or factor of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). (Refer to 20.5 “Interrupt”.) If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to clear the IR bit to 0 (interrupt not requested) after changing those bits. Bits SMD2 to SMD0 in the UiMR register, the IICM bit in the UiSMR register, the IICM2 bit in the UiSMR register, and the CKPH bit in the UiSMR3 register.
2. Set the initial value of SDAi output while bits SMD2 to SMD0 in the UiMR register = 000b (serial interface disabled).
3. Second data transfer to the UiRB register (rising edge of SCLi 9th bit).
4. First data transfer to the UiRB register (falling edge of SCLi 9th bit).
5. Refer to Figure 13.30 “STSPSEL Bit Functions”.
6. Refer to Figure 13.28 “Transfer to UiRB Register and Interrupt Timing”.
7. When using UART0, be sure to set the IFSR26 bit in the IFSR2A register to 1 (factor of interrupt: UART0 bus collision). When using UART1, be sure to set the IFSR27 bit in the IFSR2A register to 1 (factor of interrupt: UART1 bus collision).




Figure 13.28 Transfer to UiRB Register and Interrupt Timing

### 13.1.3.1 Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition detect interrupt request is generated when the SDA<sub>i</sub> pin changes state from high to low while the SCL<sub>i</sub> pin is in the high state. A stop condition detect interrupt request is generated when the SDA<sub>i</sub> pin changes state from low to high while the SCL<sub>i</sub> pin is in the high state.

Because the start and stop condition detect interrupts share the interrupt control register and vector, check the BBS bit in the UiSMR register to determine which interrupt source is requesting the interrupt.




Figure 13.29 Detection of Start and Stop Condition

### 13.1.3.2 Output of Start and Stop Condition

A start condition is generated by setting the STAREQ bit in the UiSMR4 register ( $i = 0$  to 2) to 1 (start).

A restart condition is generated by setting the RSTAREQ bit in the UiSMR4 register to 1 (start).

A stop condition is generated by setting the STPREQ bit in the UiSMR4 register to 1 (start).

The output procedure is described below.


(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to 1 (start).

(2) Set the STSPSEL bit in the UiSMR4 register to 1 (output).

The function of the STSPSEL bit is shown in Table 13.14 and Figure 13.30.

**Table 13.14 STSPSEL Bit Functions**

Function	STSPSEL = 0	STSPSEL = 1
Output of pins SCLi and SDAi	Output of transfer clock and data. Output of start/stop condition is accomplished by a program using ports (not automatically generated in hardware)	Output of a start/stop condition according to bits STAREQ, RSTAREQ, and STPREQ
Start/stop condition interrupt request generation timing	Detect start/stop condition	Complete generating start/stop condition

**Figure 13.30 STSPSEL Bit Functions**

### 13.1.3.3 Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the ABC bit in the UiSMR register to select the timing at which the ABT bit in the UiRB register is updated. If the ABC bit = 0 (update per bit), the ABT bit is set to 1 at the same time unmatching is detected during check, and is cleared to 0 when not detected. In cases when the ABC bit is set to 1, if unmatching is ever detected, the ABT bit is set to 1 (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated per byte, clear the ABT bit to 0 (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the ALS bit in the UiSMR2 register to 1 (SDA output stop enabled) factors arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to 1 (unmatching detected).

### 13.1.3.4 Transfer Clock

The transfer clock is used to transmit and receive data as is shown in **Figure 13.28 “Transfer to UiRB Register and Interrupt Timing”**.

The CSC bit in the UiSMR2 register is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to 1 (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the value of the UiBRG register is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transfer clock is equivalent to AND of the internal SCLi and the clock signal applied to the SCLi pin. The transfer clock works between a half cycle before the falling edge of the internal SCLi 1st bit and the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock.

The SWC bit in the UiSMR2 register determines whether the SCLi pin is fixed to be or freed from low-level output at the falling edge of the 9th clock pulse.

If the SCLHI bit in the UiSMR4 register is set to 1 (enabled), SCLi output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the SWC2 bit in the UiSMR2 register = 1 (0 output) makes it possible to forcibly output a low-level signal from the SCLi pin even while sending or receiving data. Clearing the SWC2 bit to 0 (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a low-level signal.

If the SWC9 bit in the UiSMR4 register is set to 1 (SCL hold low enabled) when the CKPH bit in the UiSMR3 register = 1, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the 9th. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

### 13.1.3.5 SDA Output

The data written to bits 7 to 0 (D7 to D0) in the UiTB register is output in descending order from D7.

The 9th bit (D8) is ACK or NACK.

Set the initial value of SDAi transmit output when IICM = 1 (I<sup>2</sup>C mode) and bits SMD2 to SMD0 in the UiMR register = 000b (serial interface disabled).

Bits DL2 to DL0 in the UiSMR3 register allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.

Setting the SDHI bit in the UiSMR2 register = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit at the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to 1 (detected).

### 13.1.3.6 SDA Input

When the IICM2 bit = 0, the 1st to 8th bits (D7 to D0) of received data are stored in bits 7 to 0 in the UiRB register. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D7 to D1) of received data are stored in bits 6 to 0 in the UiRB register and the 8th bit (D0) is stored in bit 8 in the UiRB register. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read. To read the data, read the UiRB register after the rising edge of 9th bit of the corresponding clock pulse.

### 13.1.3.7 ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to 0 (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is set to 1 (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit = 0, the NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. The ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACKi is selected to generate a DMA1 or DMA3 request source, a DMA transfer can be activated by detection of an acknowledge.

### 13.1.3.8 Initialization of Transmission/Reception

If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial interface operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial interface starts sending data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial interface starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to 1 (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the 9th clock pulse.

Note that when UARTi transmission/reception is started using this function, the TI bit does not change state. Select the external clock as the transfer clock to start UARTi transmission/reception with this setting.



### 13.1.4 Special Mode 2

In special mode 2, serial communication between one or multiple masters and multiple slaves is available. Transfer clock polarity and phase are selectable. Table 13.15 lists the Special Mode 2 Specifications. Table 13.16 lists the Registers Used and Settings in Special Mode 2. Figure 13.31 shows Special Mode 2 Communication Control Example (UART2).


**Table 13.15 Special Mode 2 Specifications**

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	<ul style="list-style-type: none"> <li>Master mode The CKDIR bit in the UiMR register = 0 (internal clock): <math>f_j / (2(n + 1))</math> <math>f_j = f1SIO, f2SIO, f8SIO, f32SIO</math> n: setting value of UiBRG register 00h to FFh</li> <li>Slave mode The CKDIR bit = 1 (external clock selected): input from the CLKi pin</li> </ul>
Transmit/receive control	Controlled by input/output ports
Transmission start condition	Before transmission starts, satisfy the following requirements (1) <ul style="list-style-type: none"> <li>The TE bit in the UiC1 register = 1 (transmission enabled)</li> <li>The TI bit in the UiC1 register = 0 (data present in UiTB register)</li> </ul>
Reception start condition	Before reception starts, satisfy the following requirements (1) <ul style="list-style-type: none"> <li>The RE bit in the UiC1 register = 1 (reception enabled)</li> <li>The TE bit = 1 (transmission enabled)</li> <li>The TI bit = 0 (data present in the UiTB register)</li> </ul>
Interrupt request generation timing	While transmitting, one of the following conditions can be selected <ul style="list-style-type: none"> <li>The UiIRS bit in the UiC1 register = 0 (transmit buffer empty): when transferring data from the UiTB register to the UARTi transmit register (at start of transmission)</li> <li>The UiIRS bit = 1 (transfer completed): when the serial interface completed sending data from the UARTi transmit register</li> </ul> While receiving <ul style="list-style-type: none"> <li>When transferring data from the UARTi receive register to the UiRB register (at completion of reception)</li> </ul>
Error detection	Overrun error (2) This error occurs if the serial interface starts receiving the next data before reading the UiRB register and receives the 7th bit of the next data
Select function	Clock phase setting Selectable from four combinations of transfer clock polarities and phases

i = 0 to 2

**NOTES:**

- When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in high state; if the CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in "L" state.
- If an overrun error occurs, the received data of the UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.



**Figure 13.31 Special Mode 2 Communication Control Example (UART2)**

**Table 13.16 Registers Used and Settings in Special Mode 2**

Register	Bit	Function
UiTB	0 to 7	Set transmission data
UiRB (3)	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a bit rate
UiMR (3)	SMD2 to SMD0	Set to 001b
	CKDIR	Set to 0 in master mode or 1 in slave mode
	IOPOL	Set to 0
UiC0	CLK0, CLK1	Select the count source for the UiBRG register
	CRS	Invalid because CRD = 1
	TXEPT	Transmit register empty flag
	CRD	Set to 1
	NCH	Select TXDi pin output format (2)
	CKPOL	Clock phases can be set in combination with the CKPH bit in the UiSMR3 register
	UFORM	Set to 0
UiC1	TE	Set to 1 to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception
	RI	Reception complete flag
	UiIRS (1)	Select UART2 transmit interrupt source
	UiRRM (1), UiLCH, UiERE	Set to 0
UiSMR	0 to 7	Set to 0
UiSMR2	0 to 7	Set to 0
UiSMR3	CKPH	Clock phases can be set in combination with the CKPOL bit in the UiC0 register
	NODC	Set to 0
	0, 2, 4 to 7	Set to 0
UiSMR4	0 to 7	Set to 0
UCON	U0IRS, U1IRS	Select UART0 and UART1 transmit interrupt source
	U0RRM, U1RRM	Set to 0
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1, RCSP, 7	Set to 0

i = 0 to 2

## NOTES:

1. Set bits 4 and 5 in registers U0C0 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.
2. The TXD2 pin is N channel open-drain output. No NCH bit in the U2C0 register is assigned. When write, set to 0.
3. Set the bits not listed above to 0 when writing to the registers in special mode 2.

### 13.1.4.1 Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the CKPH bit in the UiSMR3 register and the CKPOL bit in the UiC0 register.

Make sure the transfer clock polarity and phase are the same for the master and slaves to be communicated.

Figure 13.32 shows the Transmission and Reception Timing in Master Mode (Internal Clock).

Figure 13.33 shows the Transmission and Reception Timing (CKPH = 0) in Slave Mode (External Clock).

Figure 13.34 shows the Transmission and Reception Timing (CKPH = 1) in Slave Mode (External Clock).




Figure 13.32 Transmission and Reception Timing in Master Mode (Internal Clock)




Figure 13.33 Transmission and Reception Timing (CKPH = 0) in Slave Mode (External Clock)




Figure 13.34 Transmission and Reception Timing (CKPH = 1) in Slave Mode (External Clock)

### 13.1.5 Special Mode 3 (IE mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.

Table 13.17 lists the Registers Used and Settings in IE Mode. Figure 13.35 shows the Bus Collision Detect Function-Related Bits.

If the TXDi pin ( $i = 0$  to 2) output level and RXDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.

Use bits IFSR26 and IFSR27 in the IFSR2A register to enable the UART0/UART1 bus collision detect function.

**Table 13.17 Registers Used and Settings in IE Mode**

Register	Bit	Function
UiTB	0 to 8	Set transmission data
UiRB <sup>(3)</sup>	0 to 8	Reception data can be read
	OER, FER, PER, SUM	Error flag
UiBRG	0 to 7	Set a bit rate
UiMR	SMD2 to SMD0	Set to 110b
	CKDIR	Select the internal clock or external clock
	STPS	Set to 0
	PRY	Invalid because PRYE = 0
	PRYE	Set to 0
	IOPOL	Select the TXD and RXD input/output polarity
UiC0	CLK1, CLK0	Select the count source for the UiBRG register
	CRS	Invalid because CRD = 1
	TXEPT	Transmit register empty flag
	CRD	Set to 1
	NCH	Select TXDi pin output format <sup>(2)</sup>
	CKPOL	Set to 0
	UFORM	Set to 0
UiC1	TE	Set to 1 to enable transmission
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception
	RI	Reception complete flag
	UiIRS <sup>(1)</sup>	Select the source of UARTi transmit interrupt
	UiRRM <sup>(1)</sup> , UiLCH, UiERE	Set to 0
UiSMR	0 to 3, 7	Set to 0
	ABSCS	Select the sampling timing at which to detect a bus collision
	ACSE	Set this bit to 1 to use the auto clear function of transmit enable bit
	SSS	Select the transmit start condition
UiSMR2	0 to 7	Set to 0
UiSMR3	0 to 7	Set to 0
UiSMR4	0 to 7	Set to 0
IFSR2A	IFSR26, IFSR27	Set to 1
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set to 0
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1, RCSP, 7	Set to 0

$i = 0$  to 2

NOTES:

1. Set bits 4 and 5 in registers U0C0 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.
2. The TXD2 pin is N channel open-drain output. No NCH bit in the U2C0 register is assigned. When write, set to 0.
3. Set the bits not listed above to 0 when writing to the registers in IE mode.




Figure 13.35 Bus Collision Detect Function-Related Bits

### 13.1.6 Special Mode 4 (SIM Mode) (UART2)

SIM interface devices can communicate in UART mode. Both direct and inverse formats are available. The TXD2 pin outputs a low-level signal when a parity error is detected.

Table 13.18 lists the SIM Mode Specifications. Table 13.19 lists the Registers Used and Settings in SIM Mode.

**Table 13.18 SIM Mode Specifications**

Item	Specification
Transfer data format	<ul style="list-style-type: none"> <li>• Direct format</li> <li>• Inverse format</li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>• The CKDIR bit in the U2MR register = 0 (internal clock): <math>f_i / (16 (n + 1))</math>  <math>f_i = f1SIO, f2SIO, f8SIO, f32SIO</math>  <math>n =</math> setting value of the U2BRG register 00h to FFh</li> <li>• The CKDIR bit = 1 (external clock): <math>fEXT / (16 (n + 1))</math>  <math>fEXT =</math> input from the CLK2 pin  <math>n =</math> setting value of the U2BRG register 00h to FFh</li> </ul>
Transmission start condition	Before transmission starts, satisfy the following requirements <ul style="list-style-type: none"> <li>• The TE bit in the U2C1 register = 1 (transmission enabled)</li> <li>• The TI bit in the U2C1 register = 0 (data present in the U2TB register)</li> </ul>
Reception start condition	Before reception starts, satisfy the following requirements <ul style="list-style-type: none"> <li>• The RE bit in the U2C1 register = 1 (reception enabled)</li> <li>• Start bit detection</li> </ul>
Interrupt request generation timing (2)	<ul style="list-style-type: none"> <li>• While transmitting                When the serial interface completed sending data from the UART2 transmit register (the U2IRS bit =1)</li> <li>• While receiving                When transferring data from the UART2 receive register to the U2RB register (at completion of reception)</li> </ul>
Error detection	<ul style="list-style-type: none"> <li>• Overrun error (1)                This error occurs if the serial interface started receiving the next data before reading the U2RB register and received the bit one before the last stop bit of the next data</li> <li>• Framing error (3)                This error occurs when the number of stop bits set is not detected</li> <li>• Parity error (3)                During reception, if a parity error is detected, parity error signal is output from the TXD2 pin.                During transmission, a parity error is detected by the level of input to the RXD2 pin when a transmission interrupt occurs.</li> <li>• Error sum flag                This flag is set to 1 when one of the overrun, framing, and parity errors occurs</li> </ul>

**NOTES:**

1. If an overrun error occurs, the received data of the U2RB register will be indeterminate. The IR bit in the S2RIC register does not change.
2. A transmit interrupt request is generated by setting the U2IRS bit to 1 (transmission completed) and the U2ERE bit to 1 (error signal output) in the U2C1 register after reset is canceled. Therefore, when using SIM mode, set the IR bit to 0 (interrupt not requested) after setting the bits.
3. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the UART2 receive register to the U2RB register.

**Table 13.19 Registers Used and Settings in SIM Mode**

Register	Bit	Function
U2TB (1)	0 to 7	Set transmission data
U2RB (1)	0 to 7	Reception data can be read
	OER, FER, PER, SUM	Error flag
U2BRG	0 to 7	Set a bit rate
U2MR	SMD2 to SMD0	Set to 101b
	CKDIR	Select the internal clock or external clock
	STPS	Set to 0
	PRY	Set to 1 in direct format or 0 in inverse format
	PRYE	Set to 1
	IOPOL	Set to 0
U2C0	CLK0,CLK1	Select the count source for the U2BRG register
	CRS	Invalid because CRD = 1
	TXEPT	Transmit register empty flag
	CRD	Set to 1
	NCH	Set to 0
	CKPOL	Set to 0
	UFORM	Set to 0 in direct format or 1 in inverse format
U2C1	TE	Set to 1 to enable transmission
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception
	RI	Reception complete flag
	U2IRS	Set to 1
	U2RRM	Set to 0
	U2LCH	Set to 0 in direct format or 1 in inverse format
	U2ERE	Set to 1
U2SMR (1)	0 to 3	Set to 0
U2SMR2	0 to 7	Set to 0
U2SMR3	0 to 7	Set to 0
U2SMR4	0 to 7	Set to 0

**NOTE:**

1. Set the bits not listed above to 0 when writing to the registers in SIM mode.






Figure 13.36 Transmit and Receive Timing in SIM Mode

Figure 13.37 shows an Example of SIM Interface Connection. Connect TXD2 and RXD2, and then place a pull-up resistance.




Figure 13.37 Example of SIM Interface Connection

### 13.1.6.1 Parity Error Signal Output

The parity error signal is enabled by setting the U2ERE bit in the U2C1 register to 1 (error signal output). The parity error signal is output when a parity error is detected while receiving data. A low-level signal is output from the TXD2 pin in the timing shown in Figure 13.38. If the U2RB register is read while outputting a parity error signal, the PER bit is cleared to 0 (no parity error) and at the same time the TXD2 output is returned high.

When transmitting, a transmission complete interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity error signal has been returned can be determined by reading the port that shares the RXD2 pin in a transmission complete interrupt routine.




Figure 13.38 Parity Error Signal Output Timing

### 13.1.6.2 Format

Two formats are available: direct format and inverse format.

In direct format, set the PRYE bit in the U2MR register to 1 (parity enabled), the PRY bit to 1 (even parity), the UFORM bit in the U2C0 register to 0 (LSB first) and the U2LCH bit in the U2C1 register to 0 (not inverted). When data are transmitted, data set in the U2TB register are transmitted with the even-numbered parity, starting from D0. When data are received, received data are stored in the U2RB register, starting from D0. The even-numbered parity determines whether a parity error occurs.

In inverse format, set the PRYE bit to 1, the PRY bit to 0 (odd parity), the UFORM bit to 1 (MSB first), and the U2LCH bit to 1 (inverted). When data are transmitted, values set in the U2TB register are logically inverted and are transmitted with the odd-numbered parity, starting from D7. When data are received, received data are logically inverted to be stored in the U2RB register, starting from D7. The odd-numbered parity determines whether a parity error occurs.

Figure 13.39 shows the SIM Interface Format.




Figure 13.39 SIM Interface Format

## 14. A/D Converter (64-Pin Version Only)

The microcomputer contains one A/D converter circuit based on 10-bit successive approximation method. The analog inputs share the pins with P10\_0 to P10\_7. Therefore, when using these inputs, make sure the corresponding port direction bits are set to 0 (input mode).

When not using the A/D converter, set the ADSTBY bit to 0 (A/D operation stop: standby), so that no current will flow for the A/D converter, helping to reduce the power consumption of the chip.

The A/D conversion result is stored in the ADi register for pins ANi (i = 0 to 7).

Table 14.1 lists the A/D Converter Specifications. Figure 14.1 shows the A/D Converter Block Diagram. Figures 14.2 and 14.3 show the A/D converter-related registers.

**Table 14.1 A/D Converter Specifications**

Item	Performance
A/D conversion method	Successive approximation
Analog input voltage (1)	0 V to AVCC
Operating clock $\phi_{AD}$ (1)	fAD, divide-by-2 of fAD, divide-by-3 of fAD, divide-by-4 of fAD, divide-by-6 of fAD
Resolution	10-bit
Integral nonlinearity error	VREF = AVCC = VCC = 3.3 V $\pm 3$ VREF = AVCC = VCC = 2.2 V $\pm 6$
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, repeat sweep mode 1
Analog input pins	8 pins (AN0 to AN7)
A/D conversion start condition	Software trigger The ADST bit in the ADCON0 register is set to 1 (A/D conversion start)
Conversion speed per pin	43 $\phi_{AD}$ cycles minimum

**NOTE:**

- Set  $\phi_{AD}$  frequency as follows:  
When VCC = 3.2 to 3.6 V, 2 MHz  $\leq \phi_{AD} \leq$  16 MHz  
When VCC = 3.0 to 3.2 V, 2 MHz  $\leq \phi_{AD} \leq$  8 MHz  
When VCC = 2.2 to 3.0 V, 2 MHz  $\leq \phi_{AD} \leq$  4 MHz





Figure 14.1 A/D Converter Block Diagram



**Figure 14.2 Registers ADCON0 and ADCON1**




Figure 14.3 Registers ADCON2 and AD0 to AD7

## 14.1 Mode Description


### 14.1.1 One-Shot Mode

In one-shot mode, analog voltage applied to a selected pin is converted to a digital code once. Table 14.2 lists the One-Shot Mode Specifications. Figure 14.4 shows the Registers ADCON0 and ADCON1 in One-Shot Mode.

**Table 14.2 One-Shot Mode Specifications**

Item	Specification
Function	Bits CH2 to CH0 in the ADCON0 register select a pin. Analog voltage applied to the pin is converted to a digital code once.
A/D conversion start condition	When the TRG bit in the ADCON0 register is 0 (software trigger) The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts)
A/D conversion stop condition	<ul style="list-style-type: none"> <li>• Completion of A/D conversion (The ADST bit is cleared to 0 (A/D conversion stop))</li> <li>• Set the ADST bit to 0</li> </ul>
Interrupt request generation timing	Completion of A/D conversion
Analog input pin	Select one pin from AN0 to AN7
Reading of result of A/D converter	Read one of the registers AD0 to AD7 that corresponds to the selected pin






**Figure 14.4 Registers ADCON0 and ADCON1 in One-Shot Mode**

### 14.1.2 Repeat Mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 14.3 lists the Repeat Mode Specifications. Figure 14.5 shows the Registers ADCON0 and ADCON1 in Repeat Mode.

**Table 14.3 Repeat Mode Specifications**

Item	Specification
Function	Bits CH2 to CH0 in the ADCON0 register select a pin. Analog voltage applied to this pin is repeatedly converted to a digital code.
A/D conversion start condition	The ADST bit in the ADCON0 register is set to 1 (A/D conversion start)
A/D conversion stop condition	Set the ADST bit to 0 (A/D conversion stop)
Interrupt request generation timing	No interrupt requests generated
Analog input pin	Select one pin from AN0 to AN7
Reading of result of A/D converter	Read one of the registers AD0 to AD7 that corresponds to the selected pin



**Figure 14.5 Registers ADCON0 and ADCON1 in Repeat Mode**

### 14.1.3 Single Sweep Mode

In single sweep mode, analog voltage that is applied to selected pins is converted one-by-one to a digital code. Table 14.4 lists the Single Sweep Mode Specifications. Figure 14.6 shows Registers ADCON0 and ADCON1 in Single Sweep Mode.

**Table 14.4 Single Sweep Mode Specifications**

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register select pins. Analog voltage applied to the pins is converted one-by-one to a digital code.
A/D conversion start condition	The ADST bit in the ADCON0 register is set to 1 (A/D conversion start)
A/D conversion stop condition	<ul style="list-style-type: none"> <li>• Completion of A/D conversion (The ADST bit is cleared to 0 (A/D conversion stop))</li> <li>• Set the ADST bit to 0</li> </ul>
Interrupt request generation timing	Completion of A/D conversion
Analog input pin	Select from AN0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), and AN0 to AN7 (8 pin)
Reading of result of A/D converter	Read one of the registers AD0 to AD7 that corresponds to the selected pin




Figure 14.6 Registers ADCON0 and ADCON1 in Single Sweep Mode


### 14.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltage applied to selected pins is repeatedly converted to a digital code.

Table 14.5 lists the Repeat Sweep Mode 0 Specifications. Figure 14.7 shows Registers ADCON0 and ADCON1 in Repeat Sweep Mode 0.

**Table 14.5 Repeat Sweep Mode 0 Specifications**

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register select pins. Analog voltage applied to the pins is repeatedly converted to a digital code.
A/D conversion start condition	The ADST bit in the ADCON0 register is set to 1 (A/D conversion start)
A/D conversion stop condition	Set the ADST bit to 0 (A/D conversion stop)
Interrupt request generation timing	No interrupt requests generated
Analog input pin	Select from AN0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), and AN0 to AN7 (8 pin)
Reading of result of A/D converter	Read one of the registers AD0 to AD7 that corresponds to the selected pin



**Figure 14.7 Registers ADCON0 and ADCON1 in Repeat Sweep Mode 0**


### 14.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, analog voltage selectively applied to all pins is repeatedly converted to a digital code. Table 14.6 lists the Repeat Sweep Mode 1 Specifications. Figure 14.8 shows Registers ADCON0 and ADCON1 in Repeat Sweep Mode 1.

**Table 14.6 Repeat Sweep Mode 1 Specifications**

Item	Specification
Function	The input voltages on pins are A/D converted repeatedly, with priority given to pins selected by bits SCAN1 and SCAN0 in the ADCON1 register. Example: If AN0 selected, input voltages are A/D converted in order of AN0→AN1→AN0→AN2→AN0→AN3, and so on.
A/D conversion start condition	The ADST bit in the ADCON0 register is set to 1 (A/D conversion start)
A/D conversion stop condition	Set the ADST bit to 0 (A/D conversion stop)
Interrupt request generation timing	No interrupt requests generated
Analog input pins to be given priority when A/D converted	Select from AN0 (1 pin), AN0 and AN1 (2 pins), AN0 to AN2 (3 pins), and AN0 to AN3 (4 pins)
Reading of result of A/D converter	Read one of the registers AD0 to AD7 that corresponds to the selected pin





**Figure 14.8 Registers ADCON0 and ADCON1 in Repeat Sweep Mode 1**

## 14.2 Conversion Rate

The conversion rate is defined as follows.

Start dummy time depends on which  $\phi_{AD}$  is selected. Table 14.7 lists Start Dummy Time. When the ADST bit in the ADCON0 register is set to 1 (A/D conversion start), A/D conversion starts after start dummy time elapses. 0 (A/D conversion stop) is read if the ADST bit is read before A/D conversion starts.

For multiple pins or A/D conversion repeat mode, for each pin, between-execution dummy time is inserted between A/D conversion execution time and the next A/D conversion execution time.

The ADST bit is set to 0 during the end dummy time, and the last A/D conversion result is set to the ADi register in one-shot mode and single sweep mode.

While in one-shot mode:

Start dummy time + A/D conversion execution time + end dummy time

When two pins are selected while in single sweep mode:

Start dummy time + (A/D conversion execution time + between-execution dummy time + A/D conversion execution time) + end dummy time

Start dummy time: Refer to **Table 14.7 “Start Dummy Time”**

A/D conversion execution time: 40  $\phi_{AD}$  cycles per pin

Between-execution dummy time: 1  $\phi_{AD}$  cycle

End dummy time: 2 to 3 cycles of fAD

**Table 14.7 Start Dummy Time**

$\phi_{AD}$ Selection	Start Dummy Time
fAD	1 to 2 cycles of fAD
fAD divided by 2	2 to 3 cycles of fAD
fAD divided by 3	3 to 4 cycles of fAD
fAD divided by 4	3 to 4 cycles of fAD
fAD divided by 6	4 to 5 cycles of fAD
fAD divided by 12	7 to 8 cycles of fAD

## 14.3 Current Consumption Reducing Function

When not using the A/D converter, power consumption can be reduced by setting the ADSTBY bit in the ADCON1 register to 0 (A/D operation stopped: standby) to shut off any analog circuit current flow.

To use the A/D converter, set the ADSTBY bit to 1 (A/D operation enabled) after operating longer than one cycle of a timer count source, and then set the ADST bit in the ADCON0 register to 1 (A/D conversion start). Do not set bits ADST and ADSTBY to 1 at the same time.

Also, do not set the ADSTBY bit to 0 (A/D operation stopped: standby) during A/D conversion.

## 14.4 Output Impedance of Sensor under A/D Conversion




Figure 14.9 Analog Input Pin and External Sensor Equivalent Circuit

## 15. Baseband Functionality

### 15.1 Baseband Functional Description

The following baseband functions are implemented in hardware:

- (1) 26-bit timer
- (2) Transmit RAM
- (3) Receive RAM
- (4) Transmit frame generator
- (5) Filter function
- (6) Interrupts
- (7) CRC circuit
- (8) Automatic ACK response function
- (9) Automatic ACK reception function
- (10) Automatic reception switching function
- (11) ANTSW output switching function
- (12) Automatic CSMA-CA function
- (13) State transitions
- (14) Baseband associated registers
- (15) Control sequence
- (16) Examples of automatic transmit and receive operations

### 15.1.1 Baseband Block Diagram

Figure 15.1 shows the Baseband Block Diagram.




Figure 15.1 Baseband Block Diagram

### 15.1.2 Baseband Terminological Description

Terms used in this chapter are shown below:

- **IDLE status:** Status where the RF regulator, which is supplied to the internal RF block, has started up stably
- **RF regulator:** Dedicated on-chip regulator for the RF block
- **Clock regulator:** Dedicated on-chip regulator for the XIN circuit to stabilize the reference 16-MHz CLK. The power supply for the clock regulator is applied from the VCCRF pin.

### 15.1.3 26-Bit Timer

Three timer compare functions are implemented in the 26-bit timer. When the timer value and the timer compare  $i$  ( $i = 0$  to  $2$ ) value matches, a timer compare  $i$  ( $i = 0$  to  $2$ ) interrupt can be generated.

The clock which is the count source 16 MHz divided by 256 by using the prescaler is input to the timer.

Figure 15.2 shows the 26-Bit Timer Configuration.




Figure 15.2 26-Bit Timer Configuration

#### 15.1.3.1 Timer Compare $i$ Interrupt

A timer compare  $i$  interrupt is generated when the timer value and the timer compare  $i$  value match.

Timer compare 0 also functions as a transmission start signal.

Transmission automatically starts 144  $\mu$ s after a transmission start signal is generated.

#### 15.1.3.2 Timer Stamp

The timer value when frame reception is completed is stored in registers BBTSTAMP0 and BBTSTAMP1.

These registers are retained until the next frame reception is completed.

#### 15.1.3.3 Reading Timer Values

Timer values can be read from registers BBTIMEREAD0 and BBTIMEREAD1. When reading timer values, read the BBTIMEREAD0 register (lower byte) first.

When either bits 7 to 0 or bits 15 to 8 in the BBTIMEREAD0 register (or both) are read, the count value of all bits is latched. The latched value is discarded when bits 25 and 24 in the BBTIMEREAD1 register (highest byte) are read.

If the BBTIMEREAD1 register is read first, note the BBTIMEREAD0 register is not latched.

After reading the BBTIMEREAD0 register, its value is not updated even if this register is read again without reading the BBTIMEREAD1 register, and the previously read value is read.

### 15.1.4 Transmit RAM

127 bytes of transmit RAM is implemented exclusively for the baseband block.

The addresses are D100h to D17Eh.

Frames are transmitted each 1 byte of transmit RAM data, beginning with the start address.

As the next frame transmission always begins with the start address even if transmit RAM data is less than 127 bytes, write transmit RAM data from the start address.

If the internal transmit counter value is equal to or greater than the written address, a transmission overrun interrupt request is generated, and transmit processing is cancelled simultaneously.

The data written into transmit RAM can be read.

### 15.1.5 Receive RAM

127 × 2 bytes (banks 0 and 1) is implemented exclusively for the baseband block.

The addresses are D180h to D1FEh and read-only.

After the baseband functions are enabled, the storage of frames begins with receive RAM bank 0, and frames are stored in bank 0 or 1 alternately for each reception. The reception complete interrupt request corresponding to the bank is generated each time frame reception is completed. When reading receive RAM, the receive RAM data of the bank set by the RCVBANKSEL bit in the BBTXRXMODE3 register is read.

Received frames are stored each 1 byte, beginning with the start address.

Even if a received frame is less than 127 bytes, it is stored beginning with the start address of receive RAM when the next frame reception starts.

The data in receive RAM can be read during reception. In that case, the address of the currently receiving data can be confirmed by reading the value of the BBRXCOUNT register.

Bits ADRSFILEN and LVLFILEN in the BBTXRXMODE3 register can be used to enable or disable the filter for frames to be captured. Refer to **15.1.7 “Filter Function”** for details.


Bits RCVBANK0 and RCVBANK1 in the BBTXRXST0 register can be used as the flags for transferring data in receive RAM. These bits are automatically set to 1 (received data present) when reception starts. After received data has been read by a program, these bits are cleared to 0 (reception enabled). If frame reception restarts while these bits are set to 1 (received data present), a reception overrun interrupt is generated.

The RCVBANKST bit in the BBTXRXST0 register can be used to confirm whether the last received frame is in bank 0 or bank 1.

### 15.1.6 Transmit Frame Generator

This function automatically generates and outputs transmit frames.

Figure 15.3 shows the Transmit Frame Structure.



**Figure 15.3 Transmit Frame Structure**

SHR: Synchronization Header

PHR: PHY Header

MPDU: MAC Protocol Data Unit

SFD: Start of Frame Delimiter

FL: Frame Length

MSDU: MAC Service Data Unit

CRC: Cyclic Redundancy Check

- (1) Preamble: 4 bytes (8 symbols), 00000000h
- (2) SFD: 1 byte (2 symbols), A7h
- (3) FL: 1 byte (2 symbols), MPDU length, value written into the BBTXFLEN register
- (4) MPDU: Maximum 127-byte data. Data written into transmit RAM is sequentially output.

When the NOCRC bit in the BBTXRXMODE2 register is set to 0 (automatic CRC enabled), CRC data generated in the CRC circuit is automatically added to the last 2 bytes.

- Frame control: 2 bytes (4 symbols)
  - Frame types (bits 2 to 0)
    - 000b: Beacon frame, 001b: Data frame, 010b: ACK frame
    - 011b: MAC command frame, 100b-111b: Reserved
  - Security enabled or disabled (bit 3), transmit pending bit (bit 4)
  - ACK request (bit 5), transmission within a PAN (bit 6)
  - Source address mode (bits 10 and 11), destination address mode (bits 14 and 15)
- Sequence number: 1 byte (2 symbols)
- Address information: PANID and addresses of the destination and source
- MSDU (MAC payload): Frame payload
- CRC: Frame CRC queue



## 15.1.7 Filter Function

### 15.1.7.1 Address Filter

The ADRSFILEN bit in the BBTXRXMODE3 register can be used to enable or disable the address filter for frames to be captured.

While the address filter is enabled, frames other than those under the following address filter requirements are not stored in receive RAM. Also, a bank 0 or 1 reception complete interrupt request is not generated.

While the address filter is disabled, all receive frames are captured. When all frames have been received, a bank 0 or 1 reception complete interrupt is generated.

### 15.1.7.2 Address Filter Requirements

If a destination PAN identifier is included in the frame, it should match the BBPANID register or FFFFh.

If a destination short address is included in the frame, it should match the BBSHORTAD register or FFFFh.

If a destination extended address is included in the frame, it should match registers BBENXTENDAD0 to BBENXTENDAD3.

If the frame type is a beacon frame and the BBPANID register is not set to FFFFh, the source PAN identifier should match the BBPANID register. When this register is set to FFFFh, all receive frames are captured.

If the frame type is a data frame or MAC command frame and only the source addressing field is included, the source PAN identifier should match the BBPANID register when the PANCORD bit in the BBTXRXMODE3 register is set to 1 (PAN coordinator).

If the addressing fields and PAN identifier fields of the source and destination are not included, only an ACK frame can be received (ACK frame requirements: frame type = ACK, encrypt bit = 0, and receive frame length = 05h). However, when the address filter is enabled, an ACK frame can be received only within 54 symbols after a frame with an ACK request is transmitted. When an ACK frame is received outside this period, data is discarded and transmission is awaited again.

### 15.1.7.3 Reception Level Filter

The LVLFILEN bit in the BBTXRXMODE3 register is used to enable or disable the filter for frames to be captured.

While the reception level filter is enabled, only frames with the reception level set in the BBLVLVTH register or higher level can be received.

The value set in the receive level threshold set register or CCA level threshold set register is compared with the value to be stored in the RSSI/CCA result register (the value added with the offset value set in the RSSI offset register).

### 15.1.8 Interrupts

Table 15.1 lists the interrupt signals from the baseband block.

**Table 15.1 Baseband Interrupt List**

Interrupt No.	Interrupt Name	Interrupt Generation Conditions
8	Timer compare 0	An interrupt request is generated when the timer value and the timer compare 0 value match.
9	Timer compare 1	An interrupt request is generated when the timer value and the timer compare 1 value match.
31	Timer compare 2	An interrupt request is generated when the timer value and the timer compare 2 value match.
43	Transmission complete	An interrupt request is generated when frame transmission is completed. However, while automatic ACK receive mode is enabled, if an ACK is requested for the transmit frame, no interrupt request is generated when reception is completed; an interrupt request is generated when ACK reception is completed or timed out.
44 (1)	Bank 0 reception complete	An interrupt request is generated when the frame reception at bank 0 is completed. However, while automatic ACK response mode is enabled, if an ACK is requested for the receive frame, no interrupt request is generated when reception is completed; an interrupt request is generated when ACK response is completed.
45 (2)	Bank 1 reception complete	An interrupt request is generated when the frame reception at bank 1 is completed. However, while automatic ACK response mode is enabled, if an ACK is requested for the receive frame, no interrupt request is generated when reception is completed; and an interrupt request is generated when ACK response is completed.
46	Address filter	An interrupt request is generated when an address match is recognized.
47	CCA complete	An interrupt request is generated when a CCA sequence is completed or a CSMA-CA sequence is completed.
48	PLL lock detection	An interrupt request is generated when a PLL lock or unlock is detected. A lock or unlock can be switched by using the PLLINTSEL bit in the BBTXRXMODE4 register.
49	Transmission overrun	A transmission overrun interrupt is generated when the internal transmit counter value is equal to or greater than the write address after transmission starts.
50	Reception overrun 0	A reception overrun 0 interrupt is generated when data reception restarts at bank 0 while the RCVBANK0 bit in the BBTXRXST0 register is set to 1 (received data present).
51	Reception overrun 1	A reception overrun 1 interrupt is generated when data reception restarts at bank 1 while the RCVBANK1 bit in the BBTXRXST0 register is set to 1 (received data present).
44 (1)	IDLE	An interrupt request is generated after the IDLE startup time has elapsed.
45 (2)	Clock regulator	An interrupt request is generated when the clock regulator startup time has elapsed.

**NOTES:**

1. Switchable by using the BANK0INTSEL bit in the BBTXRXMODE4 register.
2. Switchable by using the BANK1INTSEL bit in the BBTXRXMODE4 register.

### 15.1.9 CRC Circuit

The CRC circuit automatically performs operations for transmit frames and receive frames.

A generator polynomial  $X^{16} + X^{12} + X^5 + 1$  is used to generate CRC code.

8-bit data is input beginning with the start of the payload data, and 16-bit code is generated.

For transmission, the CRC circuit starts CRC operation from the start address of transmit RAM, and transmits a frame after automatically adding the result which operated up to the (BBTXFLEN register value – 2) address to the last 2 bytes of the transmit frame.

By setting the NOCRC bit in the BBTXRXMODE2 register to 1 (automatic CRC disabled), data in transmit RAM can be transmitted as CRC data instead of the CRC result.

For reception, the CRC circuit starts CRC operation from the start address of receive RAM, and stores the result which operated up to the (BBRXFLEN register value – 2) address and the result which compared with the CRC data of the last 2 bytes of the received frame in the CRC bit in the BBTXRXST0 register. The CRC data of the received frame is stored in receive RAM.

### 15.1.10 Automatic ACK Response Function

After frame reception is completed, an ACK can be automatically responded by using the AUTOACKEN bit in the BBTXRXMODE0 register.

The conditions for automatic ACK response is automatically resolved in hardware by using received frame control bits.


- CRC result                      Received frame and the CRC result match
- Address filter enabled
- Frame control bits            b2-b0  
  Frame types                    001b or 011b (data frame or MAC command frame)
- Frame control bit              b5  
  ACK request                    1: Requested
- Frame control bits            b6, b11, b10, b15, and b14 (refer to **Table 15.2**)

**Table 15.2 Automatic ACK Response Conditions**

Frame Control					PAN Coordinator Bit (PANCORD Bit in BBTXRXMODE3 Register)	PANID (BBPANID)	Short Address (BBSHORTAD)	Extended Address (BBEXTENDAD3-0)
b6	b11	b10	b15	b14				
0	1	0	–	–	–	Match with destination PANID	Match with destination address	×
0	1	1	–	–	–	Match with destination PANID	×	Match with destination address
1	1	0	–	–	–	Match with destination PANID	Match with destination address	×
1	1	1	–	–	–	Match with destination PANID	×	Match with destination address
0	0	0	1	0	1	Match with destination PANID	×	×
0	0	0	1	1	1	Match with destination PANID	×	×

An ACK frame to be responded is shown in the following figure.

- Frame length (FL): The length is set to 05h regardless of the setting value.
- Sequence number: The received sequence number is transmitted without changes.




**Figure 15.4 ACK Frame**

The timing for ACK response varies with nonbeacon mode and beacon mode.

Nonbeacon and beacon modes are selected by using the BEACON bit in the BBTXRXM0DE0 register.

In nonbeacon mode, an ACK frame is transmitted 192  $\mu$ s after frame reception is completed.

In beacon mode, period check begins for a 320 $\mu$ s backoff period after frame reception starts. If reception complete timing takes 192  $\mu$ s or more before the boundary of a backoff period, an ACK frame is transmitted after the boundary is located (case 1). If the reception complete timing takes 192  $\mu$ s or less before the boundary of a backoff period, transmission does not start even after the boundary is located, but transmission starts after a delay for the boundary of the next backoff period (case 2).



**Figure 15.5 ACK Response Timing**

**NOTES:**

1. Ongoing ACK response processing is not cancelled even if the AUTOACKEN bit in the BBTXRXM0DE0 register is set to 0 (automatic ACK disabled).
2. When performing frame transmission (including automatic ACK reception), disable the automatic ACK response function until the frame transmission is completed.
3. A transmission complete interrupt is generated when ACK response is completed.

### 15.1.11 Automatic ACK Reception Function

After frame transmission is completed, ACK receive processing can be automatically performed by using the ACKRCVEN bit in the BBTXRXMODE1 register. Frames other than ACK are not received.

The conditions for automatic ACK reception are:

- Frame is transmitted with an ACK request
- Received frame is an ACK frame
- The sequence number of the transmitted frame and the one of the received frame match
- CRC match
- Within 54 symbols after transmission is completed

When all the above conditions are met, a transmission complete interrupt is generated when ACK reception is completed. Regardless of the address filter enabled or disabled, receive RAM, the BBRXFLEN register, and the CRC bit in the BBTXRXST0 register are not updated.

After transmission is completed, retransmit processing can be performed again from CSMA-CA operation if ACK reception is not confirmed within 54 symbols.

After retransmit processing, the same operation is performed again.

Repeat transmit processing for the number of times set in the RETRN bit in the BBTXRXMODE1 register (default: 3 times). If transmit processing is not required, set 000b in the RETRN bit in the BBTXRXMODE1 register.

To perform retransmit processing, make sure to set the CSMATRNST bit in the BBCSMACON0 register to 1 (transmit processing after CSMA-CA) and the CSMAST bit in the BBCSMACON0 register to 1 (automatic CSMA-CA start) before starting transmit operation.

When ACK reception is completed, or when ACK reception is not confirmed and no ACK is received after retransmit processing is performed for the set number of times (time out), a transmission complete interrupt request is generated.

The TRNRCVSQC bit in the BBTXRXST0 register can be used to confirm whether an ACK has been successful received or no ACK has been received even after repeating retransmission.




Figure 15.6 ACK Reception Timing

## 15.1.12 Automatic Reception Switching Function

### 15.1.12.1 From Transmission to Reception

By setting the AUTORCV0 bit in the BBTXRXMODE0 register to 1 (automatic reception switching function enabled), reception status is automatically selected after frame transmission is completed.

Reception status is enabled 184  $\mu$ s after transmission is completed.

However, reception status is not entered but IDLE status is entered if CSMA-CA is in busy status during CSMA-CA transmission or if no ACK has been received during transmission with an ACK request.

### 15.1.12.2 From Reception to Reception

By setting the AUTORCV1 bit in the BBTXRXMODE0 register to 1 (automatic reception switching enabled), reception status is automatically selected after frame reception is completed.

Reception status is enabled 184  $\mu$ s after reception is completed.

However, ACK response takes priority when ACK response conditions are met while the AUTOACKEN bit in the BBTXRXMODE0 register is 1 (automatic ACK enabled).

#### NOTE:

1. After reception is switched while automatic reception switching mode is enabled, reception status remains the same until receive operation is completed (frame reception is completed) even if bits AUTORCV0 and AUTORCV1 in the BBTXRXMODE0 register are set to 0 (automatic reception switching disabled).

## 15.1.13 ANTSW Output Switching Function

To control the external power amplifier and others, this function enables the timing adjustment of the signal which is set to high output when transmitted from the ANTSWCONT pin.

The timing can be set by using the BBANTSWTIMG register.

### 15.1.14 Automatic CSMA-CA Function

By setting CSMASST bit in the BBCSMACON0 register 1 (automatic CSMA-CA start), the CSMA-CA flowchart can be automatically performed.

Set the CCA threshold level in the BBCCAETH register.

Registers BBCSMACON1 and BBCSMACON2 can be used to set each variable.

Upon completion of CSMA-CA operation, the result can be simultaneously stored in the CSMACA bit in the BBTXRXST0 register, and a CSMA-CA interrupt can be generated.

By having set the CSMATRNST bit in the BBCSMACON0 register to 1 (transmit processing after CSMA-CA), transmit processing can be automatically proceeded if the CSMA-CA check result is TRUE.

Before performing an automatic CSMA-CA start, make sure to allow the wait time set in the BBIDLEWAIT register to elapse after setting to IDLE status.

When setting the CSMASST bit in the BBCSMACON0 register to 1 (automatic CSMA-CA start) while the BEMIN bit in the BBCSMACON1 register is set to 000b, processing starts from transmission without performing CSMA-CA operation. When the automation ACK reception function is enabled, if ACK reception is not confirmed within 54 symbols after transmission is completed, retransmit processing is performed from transmit operation for the number of times set in the RETRNB bit in the BBBBTXRXMODE1 register. When the RETRNB bit in the BBBBTXRXMODE1 register is set to 000b, retransmit processing is not performed.




Figure 15.7 CSMA-CA Flowchart






Figure 15.8 CSMA-CA Timing Chart (Beacon Mode Example)

### 15.1.15 State Transitions

Figure 15.9 shows State Transitions.




Figure 15.9 State Transitions

## 15.2 Baseband Associated Registers

Baseband associated registers are shown below.

### 15.2.1 Baseband Control Register

This register controls the enabling or disabling of the baseband functions.

Setting the BBEN bit to 1 enables the baseband functions.

Access to the baseband associated registers when this bit is 1.

Setting the BBEN bit to 0 initializes any processing during communication, but the setting value of each register is retained. Other processing such as the automatic ACK response and automatic reception switching functions are also cancelled.

Make sure to set the RFPWRON bit in the BBRFCON register to 0 (RF power OFF) before setting the BBEN bit to 0.




Figure 15.10 Baseband Control Register Configuration

### 15.2.2 Transmit/Receive Reset Register

Setting the RFSTOP bit to 1 enables the cancellation of processing during transmission, reception, CCA, or calibration (IDLE status after cancellation).


Processing such as the automatic ACK response and automatic reception switching functions are also cancelled. The RFSTOP bit is automatically cleared to 0. However, the setting value of each register is retained.

Setting the RFRESET bit to 1 initializes all baseband associated registers.

As all control signals are initialized, communication is also cancelled as with the RFSTOP bit.

The RFRESET bit is automatically cleared to 0.

This bit can also be set regardless of the value of the BBEN bit in the baseband control register.



**Figure 15.11 Transmit/Receive Reset Register Configuration**

### 15.2.3 Transmit/Receive Mode Register 0

To execute CCA or ED, set the CCACOND bit to 1.


The AUTOACKEN bit can be used to select whether to perform automatic ACK response operation after reception is completed.

The AUTORCV0 bit can be used to automatically transit to reception status after transmission is completed.

The AUTORCV1 bit can be used to automatically transit to reception status after reception is completed. However, ACK response takes priority when ACK response conditions are met while the AUTOACKEN bit is 1 (automatic ACK enabled).

The BATLIFEEXT bit can be used to enable the battery life extension mode for the branch conditions used in CSMA-CA processing shown in Figure 15.7.

The BEACON bit can be used to specify the operating mode for ACK frame response or CSMA-CA timing.



**Figure 15.12 Transmit/Receive Mode Register 0 Configuration**


### 15.2.4 Transmit/Receive Mode Register 1

The ACKRCVEN bit can be used to select whether to perform automatic receive operation.

The RETRN bit can be used to set the number of retransmit processing if there is no ACK response while automatic ACK receive mode is enabled.

The CCASEL bit can be used to select the CCA/ED or RSSI value when reading the RSSI/CCA result register.

The ANTSWEN bit can be used to enable the ANTSW output function.



**Figure 15.13 Transmit/Receive Mode Register 1 Configuration**

### 15.2.5 Receive Frame Length Register

This register stores the frame length value for reception. When reading this register, the frame length value corresponding to the receive RAM bank specified with the RCVBANKSEL bit in the BBTXRXMODE3 register is read.

The frame length value is stored when frame reception starts, and it is retained until the next frame reception starts. However, the value is updated when an address match is recognized while the address filter is enabled.

If the receive frame length is less than 04h, the frame reception is not accepted. In this case, the receive frame length value is not updated. Also, no reception complete interrupt is generated.




Figure 15.14 Receive Frame Length Register Configuration

### 15.2.6 Receive Data Counter Register

This register indicates the receive data counter value for reception.

It can be used to confirm what bytes of data has been received.

The value is cleared to 00h when frame reception stops.




Figure 15.15 Receive Data Counter Register Configuration


### 15.2.7 RSSI/CCA Result Register

This register stores the result data of CCA/ED or RSSI.

The CCA/ED or RSSI value can be switched by using the CCASEL bit in the BBTXRXMODE1 register. When reading the RSSI value, the result corresponding the receive RAM bank specified with the RCVBANKSEL bit in the BBTXRXMODE3 register is read.

The read data is indicated by two's complement in dBm units (example: 9Eh is indicated as -98 dBm).

Also, refer to 15.2.31 "RSSI Offset Register".



**Figure 15.16 RSSI/CCA Result Register Configuration**



### 15.2.8 Transmit/Receive Status Register 0

This register stores the CCA check result in the CCA bit.

The CRC check result is stored in the CRC bit. When reading this bit, the CRC result corresponding to the receive RAM bank specified with the RCVBANKSEL bit in the BBTXRXMODE3 register is read.

The CSMA-CA check result is stored in the CSMACA bit.

The TRNRCVSQC bit is used to store the check result on the completion of a transmit/receive operation sequence (CSMA-CA → transmission → ACK reception → retransmission → ACK reception...). If no ACK is received after repeating retransmission for the number of the set times, the TRNRCVSQC bit is set to 1 (false). Bits RCVBANK0 and RCVBANK1 are used as the flags for capturing a frame in receive banks 0 and 1, respectively.

These bits are automatically set to 1 when frame reception starts. When the address filter is enabled, these bits are set to 1 at the same time an address filter interrupt is generated. Then, they are cleared to 0 by software after the data in the receive RAM is read. Only 0 can be written to. If reception is performed again while these bits are 1 and data is written to each receive RAM, a reception overrun interrupt is generated.

The RCVPEND bit is used to store the value of the pending bit when an ACK frame is received.

The RCVBANKST bit can be used to confirm the receive RAM bank in which the last frame that has been received.

After a reset, this bit indicates 1 once it is initialized.




Figure 15.17 Transmit/Receive Status Register 0 Configuration

### 15.2.9 Transmit Frame Length Register

The frame length value for transmission is written into this register.

The total of the payload data length and CRC length (2 bytes) is set as the frame length value.

While the transmit frame length is equal to or less than 04h, do not set 1 in the TRNTRG bit in the BBTXRXCON register or the CSMAST bit in the BBCSMACON0 register (transmission start or automatic CSMA-CA start).

Only the ACK automatic response function enables the transmission of an ACK frame regardless of the transmit frame length.




Figure 15.18 Transmit Frame Length Register Configuration

### 15.2.10 Transmit/Receive Mode Register 2

For transmission, the NOCRC bit can be used to select whether to add the CRC result automatically or only to transmit data in transmit RAM.

The FLMPEND bit can be used to specify the value to be set in the pending bit in an ACK frame.

The information of this bit is automatically included in the automatic ACK response frame.

The FLMPENDST bit indicates whether an ACK frame is responded with pending or without pending for automatic ACK response. This bit is updated at the same time as a bank 0/1 reception complete interrupt request is generated when ACK response is completed.

The FLMPENDST bit reflects the result of automatic ACK response performed for each bank which received a frame with an ACK request. When reading this bit, it returns the frame pending information when an ACK is responded with the receive RAM data in the bank, which is selected with the RCVBANKSEL bit in the BBTXRXMODE3 register.




Figure 15.19 Transmit/Receive Mode Register 2 Configuration

### 15.2.11 Transmit/Receive Mode Register 3

The ADRSFILEN bit can be used to enable the address filter for reception.

The PANCORD bit can be used to set whether or not to receive a receive frame with no destination address (whether a PAN coordinator or not), as a requirement for the address filter.

Bits LVLFILEN0 and LVLFILEN1 can be used to set the reception of only input frames higher than the threshold level set in the BBLVLVTH register.

The RCVBANKSEL bit is used to specify the bank for read accesses associated with receive RAM.

The RCVOVERWREN bit can be used to control the overwriting to receive RAM. While this bit is 0, if bits RCVBANK0 and RCVBANK1 in the BBTXRXMODE0 register are set to 1 (received data present), received data is not overwritten when a write access occurs to each receive RAM. However, a reception overrun 0/1 interrupt is generated.

While the RCVOVERWREN bit is 1, if bits RCVBANK0 and RCVBANK1 in the BBTXRXMODE0 register are set to 1 (received data present), received data is overwritten when a write access occurs to each receive RAM. However, a reception overrun 0/1 interrupt is generated.





Figure 15.20 Transmit/Receive Mode Register 3 Configuration

### 15.2.12 Receive Level Threshold Set Register

This register is used to set the threshold value for the reception level filter function. Set the value to two's complement in dBm units (example: 9Eh is indicated as -98 dBm).

The value set in the receive level threshold set register is compared with the value to be stored in the RSSI/CCA result register (the value added with the offset value set in the RSSI offset register).



**Figure 15.21 Reception Level Threshold Set Register Configuration**

### 15.2.13 Transmit/Receive Control Register

Setting the RCVTRG bit to 1 starts the warming up of the RF block, and reception status is enabled 138  $\mu$ s later.


Setting the TRNTRG bit to 1 starts the warming up of the RF block, and transmission starts 144  $\mu$ s later.

Setting the CCATRG bit to 1 starts the warming up of the RF block, and CCA operation starts 138  $\mu$ s later.

Make sure to set these bits in IDLE status. Do not set two or more bits to 1 simultaneously.

These bits are automatically cleared to 0 when transmission/reception or CCA is completed.

To cancel transmission/reception or CCA in progress, use the RFSTOP bit in the BBTXRCON register.



**Figure 15.22 Transmit/Receive Control Register Configuration**

### 15.2.14 CSMA Control Register 0

Setting the CSMAS<sub>T</sub> bit to 1 starts CSMA-CA operation.

Make sure to set this bit in IDLE status.

Also, this bit is automatically cleared to 0 when CSMA-CA operation is completed. Setting 0 in this bit does not allow any write operation.

Setting the CSMATR<sub>NST</sub> bit to 1 allows transmit processing to be automatically performed if the result is TRUE when CSMA-CA operation is completed.

To cancel CSMA-CA operation in progress, use the RFSTOP bit in the BBTXRXRST register.




Figure 15.23 CSMA Control Register 0 Configuration

### 15.2.15 CCA Threshold Level Set Register

This register is used to set the threshold level for CCA check. Set the value to two's complement in dBm units (example: 9Eh is indicated as -98 dBm).

The value set in the CCA level threshold set register is compared with the value to be stored in the RSSI/CCA result register (the value added with the offset value set in the RSSI offset register).





Figure 15.24 CCA Threshold Level Set Register Configuration

### 15.2.16 Transmit/Receive Status Register 1

The UNLOCKST bit can be used to check whether a PLL unlock has occurred during reception. This bit is read as the result corresponding to the receive RAM bank specified with the RCVBANKSEL bit in the BBTXRXMODE3 register.



**Figure 15.25 Transmit/Receive Status Register 1 Configuration**

### 15.2.17 RF Control Register

The RFPWRON bit is used to control the powering ON of the RF block.

After setting 1 in the RFPWRON bit, IDLE status is selected after the wait time set in the BBIDLEWAIT register has elapsed. The wait time set in the BBIDLEWAIT register is automatically counted with XIN as the count source, and an IDLE interrupt request is generated after the startup time to IDLE status has been waited. From OFF status, make sure to transit to CCA, reception, or transmission status via this IDLE status. While in IDLE status, set 1 (operation start) in bits RCVTRG, TRNTRG, and CCATRG in the BBTXRCON register, and the CSMAS bit in the BBCSMACON0 register.

After setting 1 in the XINPWRON bit, the startup of the clock regulator is completed after the wait time set in the BBIDLEWAIT register has elapsed. The wait time set in the BBIDLEWAIT register is automatically counted with XIN as the count source, and a clock regulator interrupt request is generated after the regulator startup time has been waited.

Set bits RFPWRON and XINPWRON to 1 simultaneously.

The XINREGSEL bit can be used to switch the XIN power supply to a stable power supply.

To set this bit to 1, make sure the clock regulator has been started up.




Figure 15.26 RF Control Register Configuration



### 15.2.18 Transmit/Receive Mode Register 4

The CCAINTSEL bit can be used to select when a CCA sequence is completed or a CSMA-CA sequence is completed as the generation source of a CCA interrupt.

The PLLINTSEL bit can be used to select when an unlock is detected or a lock is detected as the generation source of a PLL lock detection interrupt.

The UNLOCKSTPT bit can be used to set the operation when an unlock occurs during transmission. When this bit is 0, frame transmission continues even if an unlock occurs. When this bit is 1, transmit operation stops if an unlock occurs. Make sure to set the PLLINTSEL bit to 0 (unlock detected) when using this function. As IDLE status is selected after operation stops, set to transmission or reception again.

The UNLOCKSTPR bit can be used to set the operation if an unlock occurs during reception. When this bit is 0, frame reception is not terminated even if an unlock occurs and the reception continues until its end. When this bit is 1, reception is terminated if an unlock occurs and the status transits to reception standby. Whether an unlock has occurred or not during reception can be confirmed by using the UNLOCKST bit in the BBTXRST1 register, which is set when reception is completed. Make sure to set the PLLINTSEL bit to 0 (unlock detected) when using this function.

The BANK0INTSEL bit can be used to select a bank 0 reception compete interrupt or an IDLE interrupt.

The BANK1INTSEL bit can be used to select a bank 1 reception complete interrupt or a clock regulator interrupt.




Figure 15.27 Transmit/Receive Mode Register 4 Configuration

### 15.2.19 CSMA Control Register 1

The NB bit is used to set the value of macMaxCSMABackoff shown in Figure 15.5. (The initial value is 04h.)

The BEMIN bit is used to set the value of macMinBE shown in Figure 15.5. (The initial value is 03h.)

The CW bit is used to set the value of CW shown in Figure 15.5. (The initial value is 02h.)




Figure 15.28 CSMA Control Register 1 Configuration

### 15.2.20 CSMA Control Register 2

The BEMAX bit is used to set the value of macMaxBE shown in Figure 15.5. (The initial value is 05h.)





Figure 15.29 CSMA Control Register 2 Configuration

### 15.2.21 PAN Identifier Register

This register is for setting PAN identifiers. It consists of 16 bits and is used to detect a match with the PAN identifier of a receive frame.



**Figure 15.30 PAN Identifier Register Configuration**

### 15.2.22 Short Address Register

This register is for setting short addresses. It consists of 16 bits and is used to detect a match with the short address of a receive frame.




Figure 15.31 Short Address Register Configuration

### 15.2.23 Extended Address Register

This register is for setting extended addresses. It consists of 64 bits (16 bits × 4) and is used to detect a match with the extended address of a receive frame.




Figure 15.32 Extended Address Register Configuration

### 15.2.24 Timer Read-Out Register

This register is for reading the current count value from the 26-bit timer.  
 When reading the timer count value, read the BBTIMEREAD0 register (lower byte) first.  
 When bits 7 to 0 or bits 15 to 8 in the BBTIMEREAD0 register (or both) are read, the count value of bits 25 to 16 in the BBTIMEREAD1 register (higher byte) is latched.  
 If the BBTIMEREAD1 register is read first, note the BBTIMEREAD0 register is not latched.  
 After reading the BBTIMEREAD0 register, its value is not updated even if this register is read again without reading the BBTIMEREAD1 register, and the previously read value is read.




Figure 15.33 Timer Read-Out Register Configuration

### 15.2.25 Timer Compare i (i = 0 to 2) Register

This register is for performing comparisons with the 26-bit timer.  
 Three channels are integrated and 26-bit comparison is performed in each channel.




Figure 15.34 Timer Compare i Register Configuration

### 15.2.26 Time Stamp Registers

These registers are for storing the timer value when frame reception is completed.

The count value on completion of reception is automatically stored in time stamp registers.

The time stamp value is retained until the next reception is completed.

When reading these registers, the time stamp value corresponding to the receive RAM bank specified with the RCVBANKSEL bit in the BBTXRXMODE3 register is read.




Figure 15.35 Timer Stamp Register Configuration

### 15.2.27 Timer Control Register

The TIMEEN bit is used to control the count operation of the 26-bit timer.

Setting this bit to 1 enables the timer count. Setting this bit to 0 stops the timer count, and also initializes the timer count value to 0000000h.

The COMP0TRG bit can be used to start RF transmission when the timer compare 0 value and the timer value match. Warming up begins right after the match, and transmission starts 144  $\mu$ s later. Make sure to perform operations in IDLE status.




Figure 15.36 Timer Control Register Configuration

### 15.2.28 Backoff Period Register

The BOFFPROD bit can be used to set the random value of the backoff period when executing CSMA-CA.

By setting the BOFFPRODEN bit to 1, a random value is automatically generated with the value set in the BOFFPROD bit as the initial value, and the backoff period value in the CSMA-CA circuit is set. Make sure to set the BOFFPRODEN bit to 1 after the random value has been set with the BOFFPROD bit.

The BOFFPROD bit does not need to be set again while the BOFFPRODEN bit is set to 1.




Figure 15.37 Backoff Period Register Configuration



### 15.2.29 PLL Division Registers

These registers are used to set the PLL divide ratio.  
 The same value is set for both transmission and reception.  
 Table 15.3 lists the Correspondence Between Register Setting Values and Channels.




Figure 15.38 PLL Division Register Configuration


Table 15.3 Correspondence Between Register Setting Values and Channels

Channel (IEEE802.15.4)	Frequency (MHz)	PLLDIV Setting Value
0Bh (11)	2405	0965h
0Ch (12)	2410	096Ah
0Dh (13)	2415	096Fh
0Eh (14)	2420	0974h
0Fh (15)	2425	0979h
10h (16)	2430	097Eh
11h (17)	2435	0983h
12h (18)	2440	0988h
13h (19)	2445	098Dh
14h (20)	2450	0992h
15h (21)	2455	0997h
16h (22)	2460	099Ch
17h (23)	2465	09A1h
18h (24)	2470	09A6h
19h (25)	2475	09ABh
1Ah (26)	2480	09B0h

### 15.2.30 Transmit Output Power Register

This register is used to set the transmission output power.

As reference data obtained from a standard sample, Table 15.4 lists the Correspondence Between Register Setting Values and Output Power.



**Figure 15.39 Transmit Output Power Register Configuration**

**Table 15.4 Correspondence Between Register Setting Values and Output Power (Reference Data)**

TXOUTPWR	Output Power (dBm)	TXOUTPWR	Output Power (dBm)
00h (Min)	-36.0	10h	-2.47
01h	-26.3	11h	-2.0
02h	-21.0	12h	-1.6
03h	-17.3	13h	-1.1
04h	-14.5	14h	-0.7
05h	-12.4	15h	-0.33
06h	-10.8	16h (Max)	0.0
07h	-9.4		
08h	-8.2		
09h	-7.2		
0Ah	-6.3		
0Bh	-5.5		
0Ch	-4.7		
0Dh	-4.0		
0Eh	-3.4		
0Fh	-2.9		

NOTE:

1. Set TXOUTPWR to 00h to 16h. Do not use 17ht to 1Fh.

### 15.2.31 RSSI Offset Register

This register can be used to set an offset value as the RSSI value during CCA/ED or reception. The value can be used to adjust the power value read from the RSSI/CCA result register to the power value input to the antenna. Set the value to two's complement in dBm units. The value set in the receive level threshold set register or CCA level threshold set register is compared with the value to be stored in the RSSI/CCA result register (the value added with the offset value set in the RSSI offset register).

**Example:**  
 If the value read from the RSSI/CCA result register is FDh (-3 dBm) while the value set in the RSSI offset register is EEh (initial value) when the power input to the antenna is 0 dBm, the value read from the RSSI/CCA result register can be adjusted to 00h when the input power is the same level by setting EBh (EEh-3h) in the RSSI offset register beforehand.




Figure 15.40 RSSI Offset Register Configuration

### 15.2.32 Verification Mode Set Register


This register can be used to set the verification mode necessary to obtain conformance certifications for technological standards.

By setting the CONTTX bit to 1 and then the TRNTRG bit in the BBTXRXCON register to 1 (transmission start), continuous transmit mode is selected. In this mode, frame transmission is repeated for the number of the (BBTXFLEN setting value – 2) bytes. The content of the frame to be transmitted is the value written into transmit RAM. Frame length value for transmission must be equal to or greater than 05h.

The NOMOD bit can be used to switch a modulation or non-modulation signal. When transmitting a non-modulation signal, set 00h to address 00164h and 3Fh to address 00165h.

By setting the CONTRX bit to 1 and then the RCVTRG bit in the BBTXRXCON register 1 (reception start), continuous receive mode is selected. In this mode, IDLE status is not selected even if frame reception is completed, and reception status remains the same. In case using continuous receive mode, set 01h to the address of 0D2A6h.

Do not set bits CONTTX and CONTRX to 1 simultaneously.



**Figure 15.41 Verification Mode Set Register Configuration**

### 15.2.33 IDLE Wait Set Register

This register is used to set the wait time to transit to IDLE status after setting RFPWRON bit in the BBRFCON register to 1 (RF power ON) or the XINPWRON bit in the BBRFCON register to 1 (XIN power ON). When the setting time has elapsed, an IDLE interrupt request or clock regulator interrupt is generated. The initial value is 19h = 25 ms (the setting value is 1h = 1 ms).




Figure 15.42 IDLE Wait Set Register Configuration

### 15.2.34 ANTSW Output Timing Set Register

This register is for setting the timing for the ANTSWCONT pin output.

After setting the TRNTRG bit in the BBTXRCON register to 1 (transmission start), the time to drive the ANTSWCONT pin output to high can be set.

The setting value is available from 01h to 8Dh, and the initial value is 72h (the setting value is 1h = about 1  $\mu$ s). Do not set values other than 01h (about 1  $\mu$ s) to 8Dh (about 141  $\mu$ s).




Figure 15.43 ANTSW Output Timing Set Register Configuration

### 15.2.35 RF Initial Set Register

This is a 16-bit register is for the initial setting in the RF block.

The setting is performed while in IDLE status.

To set this register, set the higher and lower bytes at the same time or set data in the lower byte first and then the higher byte.

To set this register again after having set data once, allow 40 cycles or more of f(BCLK). However, access to other registers is enabled.

If IDLE status is changed to RF OFF status, the RF initial setting is also cleared. Perform the RF initial setting again while in IDLE status.




Figure 15.44 RF Initial Set Register Configuration

## 15.3 Control Sequence

### 15.3.1 Transmission Procedure Example

- [1] Set 1 (baseband functions enabled) in the BBEN bit in the BBCON register.
- [2] Set 01h (1 ms) in the BBIDLEWAIT register.  
Set 1 (IDLE interrupt) in the BANK0INTSEL bit in the BBTXRXMODE4 register.  
Set 1 (RF power ON) in the RFPWRON bit in the BBRFCON register, and 1 (XIN power ON) in the XINPWRON bit.
- [3] Use registers BBPLLDIVL and BBPLLDIVH for to channel setting.
- [4] Use the BBTXOUTPWR register for output power setting.
- [5] Set the AUTORCV0 bit in the BBTXRXMODE0 register.)
- [6] Write to transmit RAM: addresses D100h to D17Eh
- [7] Set the transmit frame length in the BBTXFLEN register.
- [8] After the IDLE interrupt is generated (after the wait time set in the BBIDLEWAIT register has elapsed from step [2]):  
Set 1 (clock regulator) in the XINREGSEL bit in the BBRFCON register.  
Set the setting value in the BBRFINI register.  
Set 1 (transmission start) in the TRNTRG bit in the BBTXRXCON register.

NOTE:

1. Steps [2] to [7] can be interchanged.

A transmission complete interrupt is generated when one of the following events occurs after transmission starts:

- Transmission is completed.
- ACK reception is completed after the ACK reception function is enabled and transmission with an ACK request is performed.
- The ACK is not received for a certain period after the ACK reception function is enabled and transmission with an ACK request is performed.
- The CCA result is that the channel is busy when transmission is requested with automatic CSMA-CA enabled.

### 15.3.2 Reception Procedure Example

- [1] Set 1 (baseband functions enabled) in the BBEN bit in the BBCON register.
- [2] Set 01h (1 ms) in the BBIDLEWAIT register.  
Set 1 (IDLE interrupt) in the BANK0INTSEL bit in the BBTXRXMODE4 register.  
Set 1 (RF power ON) in the RFPWRON bit in the BBRFCON register, and 1 (XIN power ON) in the XINPWRON bit.
- [3] Use registers BBPLLDIVL and BBPLLDIVH for to channel setting.
- [4] Set bits AUTOACKEN, AUTORCV0, and BEACON in the BBTXRXMODE0 register.)
- [5] Set the PAN identifier in the BBPANID register.
- [6] Set the BSHORTAD register or registers BBEXTENDAD0 to BBEXTENDAD3.
- [7] After the IDLE interrupt is generated (after the wait time set in the BBIDLEWAIT register has elapsed from step [2]):  
Set 1 (clock regulator) in XINREGSEL bit in the BBRFCON register.  
Set the setting value in the BBRFINI register.  
Set 1 (reception start) in the RCVTRG bit in the BBTXRXCON register.
- [8] Allow a delay for the reception complete interrupt.
- [9] Set the RCVBANKSEL bit in the BBTXRXMODE3 register for bank selection.
- [10] Read the BBRXFLEN register.
- [11] Confirm the CRC result by using the CRC bit in the BBTXRXST0 register.
- [12] Read receive RAM data: addresses D180h to D1FEh

NOTES:

1. Steps [2] to [6] can be interchanged.
2. When the automatic ACK response function is enabled, a transmission complete interrupt is generated when ACK response is completed. If no transmission complete interrupt is required, set the priority level of the interrupt to 0 (disabled).

### 15.3.3 CCA Procedure Example

- [1] Set 1 (baseband functions enabled) in the BBEN bit in the BBCON register.
- [2] Set 01h (1 ms) in the BBIDLEWAIT register.  
Set 1 (IDLE interrupt) in the BANK0INTSEL bit in the BBTXRXMODE4 register.  
Set 1 (RF power ON) in the RFPWRON bit in the BBRFCON register, and 1 (XIN power ON) in the XINPWRON bit.
- [3] Use registers BBPLLDIVL and BBPLLDIVH for channel setting.
- [4] After the IDLE interrupt is generated (after the wait time set in the BBIDLEWAIT register has elapsed from step [2]):  
Set 1 (clock regulator) in the XINREGSEL bit in the BBRFCON register.  
Set the setting value in the BBRFINI register.  
Set 1 (CCA start) in the CCATRG bit in the BBTXRXCON register.
- [5] Allow a delay for the CCA complete interrupt.
- [6] Use the CCA bit in the BBTXRXST0 register to check the CCA result.

NOTE:

1. Steps [2] and [3] can be interchanged.

### 15.3.4 CSMA-CA Procedure Example

- [1] Set 1 (baseband functions enabled) in the BBEN bit in the BBCON register.
- [2] Set 01h (1 ms) in the BBIDLEWAIT register.  
Set 1 (IDLE interrupt) in the BANK0INTSEL bit in the BBTXRXMODE4 register.  
Set 1 (RF power ON) in the RFPWRON bit in the BBRFCON register, and 1 (XIN power ON) in the XINPWRON bit.
- [3] Use registers BBPLLDIVL and BBPLLDIVH for channel setting.
- [4] Set the BEACON bit in the BBTXRXMODE0 register.)
- [5] Set the initial value in bits BOFFPROD0 to BOFFPROD6 in the BBBOFFPROD register.  
Set 1 (backoff period automatic random enabled) in the BOFFPRODEN bit in the BBBOFFPROD register.
- [6] After the IDLE interrupt is generated (after the wait time set in the BBIDLEWAIT register has elapsed from step [2]):  
Set 1 (clock regulator) in the XINREGSEL bit in the BBRFCON register.  
Set the setting value in the BBRFINI register.  
Set 1 (automatic CSMA-CA start) in the CSMAST bit in the BBCSMACON0 register.  
At the same time, if transmit processing is to be proceeded after CSMA-CA is completed, set 1 (transmit processing after CSMA-CA) in the CSMATRNST bit in the BBCSMACON0 register.
- [7] Allow a delay for the CSMA-CA complete interrupt.
- [8] Confirm the CSMA-CA result by using the CSMACA bit in the BBTXRXST0 register.

NOTE:

1. Steps [2] to [5] can be interchanged.



### 15.3.5 Baseband Startup Procedure Example

- [1] Set 1 (baseband functions enabled) in the BBEN bit in the BBCON register.
- [2] Set 01h (1 ms) in the BBIDLEWAIT register.  
Set 1 (IDLE interrupt) in the BANK0INTSEL bit in the BBTXRXMODE4 register.  
Set 1 (RF power ON) in the RFPWRON bit in the BBRFCON register, and 1 (XIN power ON) in the XINPWRON bit.
- [3] Allow a delay until the IDLE interrupt is generated (delay until the wait time set in the BBIDLEWAIT register has elapsed from step [2]).

### 15.3.6 Baseband Shutdown Procedure Example

- [1] Set 0 (OFF) in the RFPWRON bit in the BBRFCON register.
- [2] Set 0 (baseband functions disabled) in the BBEN bit in the BBCON register.

## 15.3.7 Examples of Automatic Transmit and Receive Operations


### 15.3.7.1 Transmission

- Set the AUTORCV0 bit in the BBTXRXMODE0 register = 1 (automatic reception switching enabled)





### 15.3.7.2 Reception

- Set the AUTORCV1 bit in the BBTXRXMODE0 register = 1 (automatic reception switching enabled)





### 15.3.7.3 ACK


- Set the AUTOACK bit in the BBTXRXMODE0 register = 1 (automatic ACK enabled)



- Set the AUTOACK bit in the BBTXRXMODE0 register = 1 (automatic ACK enabled)
- Set the AUTORCV1 bit in the BBTXRXMODE0 register = 1 (automatic reception switching enabled)





- Set the ACKRCVEN bit in the BBTXRXMODE1 register = 1 (automatic ACK reception enabled)
- Set the AUTORCV0 bit in the BBTXRXMODE0 register = 1 (automatic reception switching enabled)





### 15.3.7.4 CSMA-CA

- Set the CSMATRNST bit in the BBCSMACON0 register = 1 (transmit processing after CSMA-CA)



- Set the CSMATRNST bit in the BBCSMACON0 register = 1 (transmit processing after CSMA-CA)
- Set the AUTORCV0 bit in the BBTXRXMODE0 register = 1 (automatic reception switching enabled)



## 16. CRC Operation

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC\_CCITT ( $X^{16} + X^{12} + X^5 + 1$ ) to generate CRC code.

The CRC code consists of 16 bits which are generated for each data block in given length, separated in 8 bit units. After the initial value is set in the CRCD register, the CRC code is set in that register each time one byte of data is written to the CRCIN register. CRC code generation for one-byte data is finished in two cycles.

Figure 16.1 shows the CRC Circuit Block Diagram. Figure 16.2 shows Registers CRCD and CRCIN. Figure 16.3 shows an Example of Using the CRC Operation.




Figure 16.1 CRC Circuit Block Diagram




Figure 16.2 Registers CRCD and CRCIN

**Setup procedure and CRC operation when generating CRC code "80C4h"**




- CRC operation performed by the M16C

CRC code: remainder of a division in which the value written to the CRCIN register with its bit positions reversed is divided by the generator polynomial  
 Generator polynomial:  $X^{16} + X^{12} + X^5 + 1$  (1 0001 0000 0010 0001b)

- Setting procedure


(1) Reverse the bit positions of the value "80C4h" by program in 1-byte units.

80h → 01h, C4h → 23h



- Details of CRC operation

As shown in (3) above, bit position of 01h (00000001b) written to the CRCIN register is reversed and becomes 10000000b. Add 1000 0000 0000 0000 0000 0000b, as 10000000b plus 16 digits, to 0000 0000 0000 0000 0000 0000b, as 0000 0000 0000 0000b plus 8 digits as the default value of the CRCD register to perform the modulo-2 division.



Modulo-2 operation is operation that complies with the law given below.

0 + 0 = 0  
 0 + 1 = 1  
 1 + 0 = 1  
 1 + 1 = 0  
 -1 = 1

0001 0001 1000 1001b (1189h), the remainder 1001 0001 1000 1000b (9188h) with inversed bit position, can be read from the CRCD register.

When going on to (4) above, 23h (00100011b) written in the CRCIN register is reversed and becomes 11000100b. Add 1100 0100 0000 0000 0000 0000b, as 11000100b plus 16 digits, to 1001 0001 1000 1000 0000 0000b, as 1001 0001 1000 1000b plus 8 digits as a remainder of (3) left in the CRCD register to perform the modulo-2 division. 0000 1010 0100 0001b (0A41h), the remainder with reversed bit position, can be read from the CRCD register.

**Figure 16.3 Example of Using the CRC Operation**

## 17. Programmable I/O Ports

33 (19 in the 48-pin version) programmable input/output ports (I/O ports) are available. The direction registers determine individual port status, input or output. The pull-up control registers determine whether the ports, divided into groups of four ports, are pulled up or not. P8\_5 is an input port and no pull-up is allowed. Port P8\_5 shares the pin with  $\overline{\text{NMI}}$ , so that the  $\overline{\text{NMI}}$  input level can be read from the P8\_5 bit in the P8 register.

Figures 17.1 to 17.3 show the I/O ports. Figure 17.4 shows the I/O Pins.

Each pin functions as an I/O port, or a peripheral function input/output.

To set peripheral functions, refer to the description for individual functions. If any pin is used as a peripheral function input, set the direction bit of the corresponding pin to 0 (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.

### 17.1 Port Pi Direction Register (PDi Register, i = 5 to 8, 10)

Figure 17.5 shows the Pi Direction Registers.

This register selects whether the I/O port is to be used for input or output. Each bit in the PDi register corresponds to one port.

### 17.2 Port Pi Register (Pi Register, i = 5 to 8, 10)

Figure 17.6 shows the Pi Registers.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register.

Each bit of the Pi register consists of a port latch to hold the output data and a circuit to read the pin status.

For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. Each bit in the Pi register correspond to each port.

### 17.3 Pull-up Control Register 1 to Pull-up Control Register 2 (Registers PUR1 to PUR2)

Figure 17.7 shows the Registers PUR1 and PUR2.

Bits in registers PUR1 to PUR2 can be used to select whether or not to pull the corresponding port high in 4 pin units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

### 17.4 LED Port Switch Register (LEDCON Register)

Figure 17.8 shows the LEDCON Register.

Bits in the LEDCON register can be used to switch the drive capacity of P5\_5 and P5\_7.




Figure 17.1 I/O Ports (1)




Figure 17.2 I/O Ports (2)




Figure 17.3 I/O Ports (3)






Figure 17.4 I/O Pins





Figure 17.5 Registers PD5 to PD8, PD10



**Figure 17.6 Registers P5 to P8, P10**





Figure 17.7 Registers PUR1 and PUR2




**Figure 17.8 LEDCON Register**

**Table 17.1 Unassigned Pin Handling in Single-Chip Mode**

Pin Name	Connection (2)
Ports P5_5, P5_7, P6, P7_0 to P7_3, P7_4 to P7_7 (5), P8_0 (5), P8_1 (5), P8_2, P8_3, P8_5 to P8_7, P10 (5)	One of the followings: <ul style="list-style-type: none"> <li>• Set for input mode and connect a pin to VSS via resistor (pull-down)</li> <li>• Set for input mode and connect a pin to VCC via resistor (pull-up)</li> <li>• Set for output mode and leave the pins open (1, 3)</li> </ul>
XOUT (4)	Open
XIN	Connect to VCC via resistor (pull-up)
VREF	Connect to VCC (5)

**NOTES:**

1. When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode.
2. Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
3. When the ports P7\_0, P7\_1, and P8\_5 are set for output mode, make sure a low-level signal is output from the pins.
4. This applies when external clock is input to the XIN pin or when VCC is connected to via a resistor.
5. 64-pin version only.

**Figure 17.9 Unassigned Pin Handling**

## 18. Flash Memory

The flash memory can perform in three rewrite modes: CPU rewrite mode, standard serial I/O mode, and parallel I/O mode. Table 18.1 lists the Flash Memory Specifications. Refer to **Tables 1.1 and 1.2 “Specifications”** for the items not listed in Table 18.1.

**Table 18.1 Flash Memory Specifications**

Item		Specification
Flash memory rewrite mode		3 modes (CPU rewrite, standard serial I/O, parallel I/O)
Erase block	Program ROM 1	Refer to <b>Figure 18.1 “Flash Memory Block Diagram”</b>
	Program ROM 2	1 block (16 Kbytes)
	Data flash	2 blocks (4 Kbytes each)
Program method		In units of 2 words
Erase method		Block erase
Program and erase control method		Program and erase controlled by software command
Protect method		The lock bit protects each block
Number of commands		8 commands
Program and erase endurance		100 times <sup>(1)</sup>
Data retention		10 years
ROM code protection		Parallel I/O and standard serial I/O modes are supported

NOTE:

1. Definition of program and erase endurance

The program and erase endurance refers to the number of per-block erasures.

For example, assume a case where a 4 Kbyte block is programmed in 1,024 operations, writing two words at a time, and erased thereafter. In this case, the block is reckoned as having been programmed and erased once.

If the program and erase endurance is 100 times, each block can be erased up to 100 times.

**Table 18.2 Flash Memory Rewrite Modes Overview**

Flash Memory Rewrite Mode	CPU rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Function	Program ROM 1, program ROM 2, and data flash are rewritten when the CPU executes software commands. EW0 mode: Rewritable in RAM EW1 mode: Rewritable in the flash memory	Program ROM 1, program ROM 2, and data flash are rewritten using a dedicated serial programmer. Standard serial I/O mode 1: clock synchronous serial I/O Standard serial I/O mode 2: clock asynchronous serial I/O	Program ROM 1, program ROM 2 and data flash are rewritten using a dedicated parallel programmer.
Areas which can be rewritten	Program ROM 1, program ROM 2, and data flash	Program ROM 1, program ROM 2, and data flash	Program ROM 1, program ROM 2, and data flash
Operating mode	Single-chip mode	Boot mode	Parallel I/O mode
ROM programmer	None	Serial programmer	Parallel programmer

## 18.1 Memory Map

The flash memory contains program ROM 1, program ROM 2, and data flash. Figure 18.1 shows a Flash Memory Block Diagram.

Program ROM 1 is divided into several blocks, each of which can be protected (locked) from program or erase. Program ROM 1 and program ROM 2 can be rewritten in CPU rewrite, standard serial I/O, and parallel I/O modes. Program ROM 2 can be used when the PRG2C0 bit in the PRG2C register is set to 0 (program ROM 2 enabled). The user boot code area is in program ROM 2. Data flash can be used when the PM10 bit in the PM1 register is set to 1 (0E000h to 0FFFFh: data flash). Data flash is divided into block A and block B.




Figure 18.1 Flash Memory Block Diagram

### 18.1.1 Boot Mode

The microcomputer enters boot mode when a hardware reset occurs while an “L” signal is applied to the P5\_5 pin and an “H” signal is applied to pins CNVSS. In boot mode, user boot mode or standard serial I/O mode is selected in accordance with the data in the user boot code area. Refer to **18.4 “Standard Serial I/O Mode”** for details.

### 18.1.2 User Boot Function

User boot mode can be selected by the status of a port when the MCU starts in boot mode. Table 18.3 lists the User Boot Function Specifications.

**Table 18.3 User Boot Function Specifications**


Item	Specification
Entry pin	None or select a port from P5 to P10
User boot start level	Select “H” or “L”
User boot start address	Address 10000h (the start address of program ROM 2)

Set “UserBoot” in ASCII code to the addresses 13FF0h to 13FF7h in the user boot code area and select a port for entry from addresses 13FF8h to 13FF9h and the start level with the address 13FFBh. After starting boot mode, user boot mode or standard serial I/O mode is selected in accordance with the level of the selected port.

In addition, if addresses 13FF0h to 13FF7h are set to “UserBoot” in ASCII code and address 13FF8h to 13FFBh are set to “00h”, user boot mode is selected.

In user boot mode, the program of address 10000h (the start address of program ROM2) is executed.

Figure 18.2 shows the User Boot Code Area. Table 18.4 lists the Start Mode. Table 18.5 lists the “UserBoot” in ASCII Code. Table 18.6 lists the Addresses of Selectable Ports for Entry.



**Figure 18.2 User Boot Code Area**



**Table 18.4 Start Mode (When the Port Pj\_j is Selected for Entry) (1)**

Boot Code (13FF0h to 13FF7h)	Port information for entry			Port Pi_j input level	Start Mode
	Address (13FF8h to 13FF9h)	Bit (13FFAh)	Start level Select (13FFBh)		
"UserBoot" in ASCII code (2)	0000h	00h	00h	–	User boot mode
	Pi register address (3)	00h to 07h (value of j)	00h	H	Standard serial I/O mode
				L	User boot mode
	Pi register address (3)	00h to 07h (value of j)	01h	H	User boot mode
L				Standard serial I/O mode	
Other than "UserBoot" in ASCII code	–	–	–	–	Standard serial I/O mode

i = 5 to 10, j = 0 to 7

## NOTES:

- Do not use another combination of values apart from Table 18.4.
- Refer to **Table 18.5 "UserBoot" in ASCII Code**.
- Refer to **Table 18.6 "Addresses of Selectable Ports for Entry"**.

**Table 18.5 "UserBoot" in ASCII Code**

Address	13FF0h	13FF1h	13FF2h	13FF3h	13FF4h	13FF5h	13FF6h	13FF7h
ASCII code	55h (Upper- case U)	73h (Lower- case s)	65h (Lower- case e)	72h (Lower- case r)	42h (Upper- case B)	6Fh (Lower- case o)	6Fh (Lower- case o)	74h (Lower- case t)

**Table 18.6 Addresses of Selectable Ports for Entry**

Port	Address
P5	03E9h
P6	03ECh
P7	03EDh
P8	03F0h
P10 (1)	03F4h

## NOTE:

- 64-pin version only.

## 18.2 Functions to Prevent Flash Memory from Rewriting

The flash memory has a built-in ROM code protect function for parallel I/O mode and a built-in ID code check function for standard I/O mode to prevent the flash memory from reading or rewriting.

### 18.2.1 ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel input/output mode. Figure 18.3 shows the OFS1 Address. The OFS1 address is located in block 0 in program ROM 1. The ROM code protect function is enabled when the ROMCP1 bit is set to 0.

When exiting ROM code protect, erase block 0 including the OFS1 address by the CPU rewrite mode or the standard serial I/O mode.

### 18.2.2 ID Code Check Function

Use the ID code check function in standard serial I/O mode. The ID code sent from the serial programmer is compared with the ID code written in the flash memory for a match. If the ID codes do not match, commands sent from the serial programmer are not accepted. However, if the four bytes of the reset vector are “FFFFFFFh”, ID codes are not compared, allowing all commands to be accepted.

The ID codes are 7-byte data stored consecutively, starting with the first byte, into addresses 0FFFDf, 0FFFE3h, 0FFFEb, 0FFFEFh, 0FFFF3h, 0FFFF7h, and 0FFFFBh. The flash memory must have a program with the ID codes set in these addresses.

The reserved character sequence of the ASCII codes “ALeRASE” is used for forced erase function. The reserved character sequence of the ASCII codes “Protect” is used for standard serial I/O mode disabled function. Table 18.7 lists the Reserved Character Sequence (Reserved Word).

When the ID codes stored in the ID code addresses in the user ROM area are set to the ASCII codes: “ALeRASE” as the combination table listed in Table 18.7, forced erase function becomes active. When the forced erase function or standard serial I/O mode disabled function is not used, use another combination of the ASCII codes.

**Table 18.7 Reserved Character Sequence (Reserved Word)**

ID Code Address		Reserved word combination of ID Code (ASCII)	
		ALeRASE	Protect
FFFDf	ID1	41h (A)	50h (upper-case P)
FFFE3h	ID2	4Ch (L)	72h (lower-case r)
FFFEb	ID3	65h (e)	6Fh (lower-case o)
FFFEFh	ID4	52h (R)	74h (lower-case t)
FFFF3h	ID5	41h (A)	65h (lower-case e)
FFFF7h	ID6	53h (S)	63h (lower-case c)
FFFFBh	ID7	45h (E)	74h (lower-case t)

Reserve word for forced erase function: A set of reserved characters that match all the ID code addresses in sequence as the combination table listed in Table 18.7.

### 18.2.3 Forced Erase Function

This function is available only in standard serial I/O mode.

When the reserved characters, “ALeRASE” in ASCII code, are sent from the serial programmer as ID codes, the content of the user ROM area will be erased at once. However, if the ID codes stored in the ID code addresses in the user ROM area are set to other than a reserved word “ALeRASE” (other than **Table 18.7 “Reserved Character Sequence (Reserved Word)”**) when the ROMCP1 bit in the OFS1 address is set to other than 11b (ROM code protect enabled), forced erase function is ignored and ID code check is executed. Table 18.8 lists the Forced Erase Function.

When both the ID codes sent from the serial programmer and the ID codes stored in the ID code addresses correspond to the reserved word “ALeRASE”, the user ROM area will be erased. However, when the serial programmer sends other than “ALeRASE”, even if the ID codes stored in the ID code addresses are “ALeRASE”, there is no ID match and any command is ignored. The user ROM area remains protected accordingly.

**Table 18.8 Forced Erase Function**

Condition			Function
ID code from serial programmer	Code in ID code stored address	ROMCP1 bit in the OFS1 address	
ALeRASE	ALeRASE	–	User ROM area all erase (forced erase function)
	Other than ALeRASE (1)	1 (ROM code protect disabled)	
		0 (ROM code protect enabled)	ID code check (no ID match)
Other than ALeRASE	ALeRASE	–	ID code check (no ID match)
	Other than ALeRASE (1)	–	ID code check

NOTE:

1. For the combination of the stored addresses is “Protect”, refer to **18.2.4 “Standard Serial I/O Mode Disable Function”**.

### 18.2.4 Standard Serial I/O Mode Disable Function

This function is available in standard serial I/O mode. When the ID codes in the ID code stored addresses are set to “Protect” in ASCII code (refer to **Table 18.7 “Reserved Character Sequence (Reserved Word)”**), the MCU does not communicate with a serial programmer. Therefore, the flash memory cannot be read, written or erased by a serial programmer. User boot mode can be selected, when the ID codes set to “Protect”.

When the ID codes are set to “Protect” and the ROMCP1 bit in the address OFS1 is set to 0 (ROM code protect enabled), ROM code protection cannot be disabled by a serial programmer. Therefore, the flash memory cannot be read, written or erased by a serial or parallel programmer.




Figure 18.3 OFS1 Address




Figure 18.4 Address for ID Code Stored

### 18.3 CPU Rewrite Mode

In CPU rewrite mode, the flash memory can be rewritten when the CPU executes software commands.

Program ROM 1, program ROM 2, and data flash can be rewritten with the microcomputer mounted on a board without using a ROM programmer.

The program and block erase commands are executed only in each block area of program ROM 1, program ROM 2, and data flash.

Erase-write 0 (EW0) mode and erase-write 1 (EW1) mode are provided as CPU rewrite mode. Table 18.9 lists Differences between EW0 Mode and EW1 Mode.

**Table 18.9 Differences between EW0 Mode and EW1 Mode**

Item	EW0 Mode	EW1 Mode
Operating mode	Single-chip mode	Single-chip mode
Rewrite control program allocatable area	<ul style="list-style-type: none"> <li>• Program ROM 1</li> <li>• Program ROM 2</li> </ul>	<ul style="list-style-type: none"> <li>• Program ROM 1</li> <li>• Program ROM 2</li> </ul>
Rewrite control program executable area	The rewrite control program must be transferred to internal RAM before being executed. (2)	The rewrite control program can be executed in program ROM 1, program ROM 2.
Rewritable area	<ul style="list-style-type: none"> <li>• Program ROM 1</li> <li>• Program ROM 2</li> <li>• Data flash</li> </ul>	Program ROM 1, program ROM 2, and data flash, excluding blocks with the rewrite control program
Software command restriction	None	<ul style="list-style-type: none"> <li>• Program and block erase commands cannot be executed in a block having the rewrite control program.</li> <li>• Read status register command cannot be used.</li> </ul>
Mode after program or erase	Read status register mode	Read array mode
CPU state during auto write and auto erase	Operating	Maintains hold state (I/O ports maintains the state before the command execution (1))
Flash memory status detection	<ul style="list-style-type: none"> <li>• Read bits FMR00, FMR06, and FMR07 in the FMR0 register by program.</li> <li>• Execute the read status register command to read bits SR7, SR5, and SR4 in the status register.</li> </ul>	Read bits FMR00, FMR06, and FMR07 in the FMR0 register by program

**NOTES:**

1. Do not generate an interrupt (except  $\overline{\text{NMI}}$  interrupt) or start a DMA transfer.
2. When in CPU rewrite mode, PM10 bit in the PM1 register is set to 1.

### 18.3.1 EW0 Mode

The microcomputer enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to 1 (CPU rewrite mode enabled) and is ready to accept commands. EW0 mode is selected by setting the FMR60 bit in the FMR6 register to 0. Figure 18.5 shows Setting and Resetting of EW0 Mode.

The software commands control programming and erasing. The FMR0 register or the status register indicates whether a program or erase operation is completed as expected or not.

### 18.3.2 EW1 Mode

EW1 mode is selected by setting the FMR60 bit to 1 after setting the FMR01 bit to 1. Figure 18.6 shows Setting and Resetting of EW1 Mode.

The FMR0 register indicates whether or not a program or erase operation has been completed as expected. The status register cannot be read in EW1 mode.

When a program/erase operation is initiated, the CPU halts all program execution until the operation is completed.

### 18.3.3 Flash Memory Control Register (Registers FMR0, FMR1, FMR2 and FMR6)

#### 18.3.3.1 Flash Memory Control Register 0 (FMR0)

Flash Memory Control Register 0							
b7	b6	b5	b4	b3	b2	b1	b0
			0				
Symbol		FMR0		Address		0220h	
				After Reset		0000001b (Other than user boot mode) 00100000b (User boot mode)	
Bit Symbol	Bit Name	Function		RW			
FMR00	RY/ $\overline{\text{BY}}$ status flag	0: Busy (being written or erased) 1: Ready		RO			
FMR01	CPU rewrite mode select bit	0: CPU rewrite mode disabled 1: CPU rewrite mode enabled		RW			
FMR02	Lock bit disable select bit	0: Lock bit enabled 1: Lock bit disabled		RW			
FMSTP	Flash memory stop bit	0: Flash memory operation enabled 1: Flash memory operation stopped (low power-mode, flash memory initialized)		RW			
— (b4)	Reserved bits	Set to 0		RW			
— (b5)	Reserved bits	Set to 0 in other than user boot mode. Set to 1 in user boot mode.		RW			
FMR06	Program status flag	0: Terminated normally 1: Terminated in error		RO			
FMR07	Erase Status Flag	0: Terminated normally 1: Terminated in error		RO			

#### FMR00 (RY/ $\overline{\text{BY}}$ status flag) (b0)

This bit indicates the flash memory operating state.

Condition to become 0:

- During the following commands execution:  
Program, block erase, lock bit program, read lock bit status, and block blank check
- Flash memory stopped (FMSTP is 1)
- During restart operation when FMSTP is set to 0 after it is set to 1

Condition to become 1:

Other than those above.

#### FMR01 (CPU rewrite mode select bit) (b1)

Commands can be accepted by setting the FMR01 bit to 1 (CPU rewrite mode enabled).

To set the FMR01 bit to 1, write 0 and then 1 in succession. Make sure no interrupts or DMA transfers will occur before writing 1 after writing 0.

Change the FMR01 bit when the PM24 bit in the PM2 register is 0 ( $\overline{\text{NMI}}$  interrupt disabled) or low is input to the  $\overline{\text{NMI}}$  pin.

While in EW0 mode, write to this bit from a program in the RAM.

Enter read array mode, and then set this bit to 0.

### FMR02 (Lock bit disable select bit) (b2)

The lock bit is disabled by setting the FMR02 bit to 1 (lock bit disabled) (Refer to **18.3.5 “Data Protect Function”**).

The FMR02 bit does not change the lock bit data but disables the lock bit function. If an erase command is executed when the FMR02 bit is set to 1, the lock bit data status changes from 0 (locked) to 1 (unlocked) after command execution is completed.

To set the FMR02 bit to 1, write 0 and then 1 in succession when the FMR01 bit is 1. Make sure no interrupts or DMA transfers will occur before writing 1 after writing 0.

Do not change the FMR02 bit while programming or erasing.

### FMSTP (Flash memory stop bit) (b3)

The FMSTP bit resets flash memory control circuits and minimizes current consumption in the flash memory. Access to the internal flash memory is disabled when the FMSTP bit is set to 1 (flash memory operation stopped). Set the FMSTP bit by a program located in the RAM.

Set the FMSTP bit to 1 under the following condition.

- A flash memory access error occurs while erasing or programming in EW0 mode (the FMR00 bit does not switch back to 1 (ready)).

Use the following steps to rewrite the FMSTP bit.

To stop the flash memory:

- (1) Set the FMSTP bit to 1.
- (2) Wait the wait time to stabilize flash memory circuit (tps).

To restart the flash memory:

- (1) Set the FMSTP bit to 0.
- (2) Wait the wait time to stabilize flash memory circuit (tps).

The FMSTP bit is valid when the FMR01 bit is 1 (CPU rewrite mode). If the FMR01 bit is 0, although the FMSTP bit can be set to 1 by writing 1, the flash memory is neither placed in low-power mode nor initialized. When the FMR23 bit is set to 1 (low-current consumption read mode enabled), do not set the FMSTP bit in the FMR0 register to 1 (flash memory operation stopped). Also, when the FMSTP bit is set to 1, do not set the FMR23 bit to 1.

### FMR06 (Program status flag) (b6)

This bit indicates the auto-program operation state.

Condition to become 0:

- Execute the clear status command.

Condition to become 1:

- Refer to **18.3.7 “Full Status Check”**.

The following commands cannot be accepted when the FMR06 bit is 1:

Program, block erase, lock bit program, read lock bit status, and block blank check.

### FMR07 (Erase status flag) (b7)

This bit indicates the auto-erase operation state.

Condition to become 0:

- Execute the clear status command

Condition to become 1:


- Refer to **18.3.7 “Full Status Check”**.

The following commands cannot be accepted when the FMR07 bit is 1:

Program, block erase, lock bit program, read lock bit status, and block blank check.



### 18.3.3.2 Flash Memory Control Register 1 (FMR1)



#### FMR11 (Write to FMR6 register enable bit) (b1)

Change the FMR11 bit when the PM24 bit in the PM2 register is 0 ( $\overline{\text{NMI}}$  interrupt disabled) or low is input to the  $\overline{\text{NMI}}$  pin.

#### FMR16 (Lock bit status flag) (b6)


This bit indicates the execution result of the read lock bit status command.

#### FMR17 (Data flash wait bit) (b7)

This bit is used to select the number of wait states for data flash.

When setting this bit to 0, one wait is inserted to the read cycle of the data flash. The write cycle is not affected.

### 18.3.3.3 Flash Memory Control Register 2 (FMR2)




FMR22 (Slow read mode enable bit) (b2)

FMR23 (Low-current consumption read mode enable bit) (b3)

Refer to 7.4.4 “Power Control of Flash Memory”.

### 18.3.3.4 Flash Memory Control Register 6 (FMR6)



When accessing the FMR6 register, set a CPU clock frequency of 8 MHz or less by the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register. Also, set the PM17 bit in the PM1 register to 1 (wait state).

#### FMR60 (EW1 mode select bit) (b0)

To set the FMR60 bit to 1, write 1 when both FMR01 bit in the FMR0 register and FMR11 bit in the FMR1 register are 1.

Change the FMR60 bit when the PM24 bit in the PM2 register is 0 ( $\overline{\text{NMI}}$  interrupt disabled) or high is input to the  $\overline{\text{NMI}}$  pin. Also, change this bit when the FMR00 bit in the FMR0 register is 1 (ready).

#### FMR61 (b1)

Set the FMR61 bit to 1 when using CPU rewrite mode.

Figure 18.5 shows Setting and Resetting of EW0 Mode. Figure 18.6 shows Setting and Resetting of EW1 Mode.




Figure 18.5 Setting and Resetting of EW0 Mode





Figure 18.6 Setting and Resetting of EW1 Mode



**Figure 18.7 Processing Before and After Low-Power Consumption Mode or On-Chip Oscillator Low-Power Consumption Mode**

### 18.3.4 Software Commands

Software commands are described below. Read and write the command code and data in 16-bit units, from and to even addresses in the program ROM 1, program ROM 2, and data flash. When the command code is written, the 8 high-order bits (D15 to D8) are ignored.

**Table 18.10 Software Commands**

Command	First Bus Cycle			Second Bus Cycle			Third Bus Cycle		
	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)
Read Array	Write	x	xxFFh						
Read Status Register	Write	x	xx70h	Read	x	SRD			
Clear Status Register	Write	x	xx50h						
Program	Write	WA	xx41h	Write	WA	WD0	Write	WA	WD1
Block Erase	Write	x	xx20h	Write	BA	xxD0h			
Lock Bit Program	Write	BA	xx77h	Write	BA	xxD0h			
Read Lock Bit Status	Write	x	xx71h	Write	BA	xxD0h			
Block Blank Check	Write	x	xx25h	Write	BA	xxD0h			

SRD: Data in the status register (D7 to D0)

WA: Write address (Set the end of the address to 0h, 4h, 8h, or Ch.)

WD0: Write data low-order word (16 bits)

WD1: Write data high-order word (16 bits)

BA: Highest-order block address (even address)

x: Given even address in the program ROM 1, program ROM 2, and data flash

xx: Eight high-order bits of command code (ignored)

#### 18.3.4.1 Read Array Command

The read array command reads the flash memory.

By writing the command code xxFFh in the first bus cycle, read array mode is entered. Content of a specified address can be read in 16-bit units by entering an address to be read after the next bus cycle.

The microcomputer remains in read array mode until another command is written. Therefore, contents from multiple addresses can be read consecutively.

#### 18.3.4.2 Read Status Register Command

The read status register command reads the status register.

By writing the command code xx70h in the first bus cycle, the status register can be read in the second bus cycle (refer to **18.3.6 “Status Register”**). Read an even address in the program ROM 1, program ROM 2, and data flash.

Do not execute this command in EW1 mode.

### 18.3.4.3 Clear Status Register Command

The clear status register command clears the status register. By writing xx50h in the first bus cycle, bits FMR07 and FMR06 in the FMR0 register are set to 00b, and bits SR5 and SR4 in the status register are set to 00b.

### 18.3.4.4 Program Command

The program command writes 2-word (4 bytes) data to the flash memory. By writing xx41h in the first bus cycle and data to the write address in the second and third bus cycles, an auto program operation (data program and verify) will start. Set the end of the write address to 0h, 4h, 8h, or Ch.

The FMR00 bit in the FMR0 register indicates whether an auto program operation has been completed. The FMR00 bit is set to 0 (busy) during auto program and to 1 (ready) while in an auto program operation.

After the completion of an auto program operation, the FMR06 bit in the FMR0 register indicates whether or not the auto program operation has been completed as expected. (Refer to **18.3.7 “Full Status Check”**.)

An address that is already written cannot be altered or rewritten. Figure 18.8 shows a Flow Chart of the Program Command Programming.

The lock bit protects each block from being programmed inadvertently. (Refer to **18.3.5 “Data Protect Function”**.)

In EW1 mode, do not execute this command on the block to which the rewrite control program is allocated.

In EW0 mode, the microcomputer enters read status register mode as soon as an auto program operation starts. The status register can be read. The SR7 bit in the status register is set to 0 at the same time an auto program operation starts. It is set to 1 when the auto program operation is completed. The microcomputer remains in read status register mode until the read array command is written. After completion of an auto program operation, the status register indicates whether or not the auto program operation has been completed as expected.




Figure 18.8 Flow Chart of the Program Command

### 18.3.4.5 Block Erase Command

By writing xx20h in the first bus cycle and xxD0h in the second bus cycle to the highest-order even address of a block, an auto erase operation (erase and verify) will start in the specified block.

The FMR00 bit in the FMR0 register indicates whether an auto erase operation has been completed.

The FMR00 bit is set to 0 (busy) during auto erase and to 1 (ready) when the auto erase operation is completed.

After the completion of an auto erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto erase operation has been completed as expected. (Refer to **18.3.7 “Full Status Check”**.)

Figure 18.9 shows a Flow Chart of the Block Erase Command Programming.

The lock bit protects each block from being erased inadvertently. (Refer to **18.3.5 “Data Protect Function”**.)

In EW1 mode, do not execute this command on the block where the rewrite control program is allocated.

In EW0 mode, the microcomputer enters read status register mode as soon as an auto erase operation starts. The status register can be read. The SR7 bit in the status register is set to 0 at the same time an auto erase operation starts. It is set to 1 when an auto erase operation is completed. The microcomputer remains in read status register mode until the read array command or read lock bit status command is written. If an erase error occurs, execute the clear status register command and then block erase command at least 3 times until an erase error is not generated.




Figure 18.9 Flow Chart of the Block Erase Command



### 18.3.4.6 Lock Bit Program Command

The lock bit program command sets the lock bit for a specified block to 0 (locked).

By writing xx77h in the first bus cycle and xxD0h in the second bus cycle to the highest-order even address of a block, the lock bit for the specified block is set to 0. The address value specified in the first bus cycle must be the same highest-order address of a block specified in the second bus cycle.

Figure 18.10 shows a Flow Chart of the Lock Bit Program Command Programming. Execute read lock bit status command to read lock bit state (lock bit data).

The FMR00 bit in the FMR0 register indicates whether a lock bit program operation is completed.

Refer to **18.3.5 “Data Protect Function”** for details on lock bit functions and how to set it to 1 (unlocked).




Figure 18.10 Flow Chart of the Lock Bit Program Command

### 18.3.4.7 Read Lock Bit Status Command

The read lock bit status command reads the lock bit state of a specified block.

By writing xx71h in the first bus cycle and xxD0h in the second bus cycle to the highest-order even address of a block, the FMR16 bit in the FMR1 register stores information on the lock bit status of a specified block. Read the FMR16 bit after the FMR00 bit in the FMR0 register is set to 1 (ready).

Figure 18.11 shows a Flow Chart of the Read Lock Bit Status Command Programming.




Figure 18.11 Flow Chart of the Read Lock Bit Status Command


### 18.3.4.8 Block Blank Check

The block blank check command checks whether or not a specified block is blank (state after erase).

By writing `xx25h` in the first bus cycle and `xxD0h` in the second bus cycle to the highest-order even address of a block, the check result is stored in the FMR07 bit in the FMR0 register. Read the FMR07 bit after the FMR00 bit in the FMR0 register is set to 1 (ready). Do not execute other commands while the FMR00 bit is 0.

The block blank check command is valid for unlocked blocks. If the block blank check command is executed to a block whose lock bit is 0 (locked), the FMR07 bit (SR5) is set to 1 (not blank) regardless of the FMR02 bit state.

Figure 18.12 shows a Flow Chart of the Block Blank Check Command Programming.



**Figure 18.12 Flow Chart of the Block Blank Check Command**

When the block is not blank as a result of the block blank check, execute the clear status register command before executing other software commands.

Do not use the block blank check command to confirm whether the blank erase command has been completed normally. If there is a possibility that the blank erase command has not be completed normally because of instantaneous power failure or other reasons, erase the block again.

### 18.3.5 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR02 bit to 0 (lock bit enabled). The lock bit allows each block to be individually protected (locked) against program and erase. This prevents data from being inadvertently written to or erased from the flash memory.

A block changes its status according to the lock bit status:

- When the lock bit status is set to 0, the block is locked (block is protected against program and erase).
- When the lock bit status is set to 1, the block is not locked (block can be programmed or erased).

The lock bit status is set to 0 (locked) by executing the lock bit program command and to 1 (unlocked) by erasing the block. No commands can set the lock bit status to 1.

The lock bit status can be read by the read lock bit status command.

When the FMR02 bit is set to 1, the lock bit function is disabled, and all blocks are unlocked. However, individual lock bit status remains unchanged. The lock bit function is enabled by setting the FMR02 bit to 0. Lock bit status is retained.

If the block erase command is executed while the FMR02 bit is set to 1, the target block or all blocks are erased regardless of lock bit status. The lock bit status of each block is set to 1 after an erase operation is completed.

Refer to **18.3.4 “Software Commands”** for details on each command.

### 18.3.6 Status Register

The status register indicates the flash memory operation state and whether or not an erase or program operation is completed as expected. Bits FMR00, FMR06, and FMR07 in the FMR0 register indicate status register states. Table 18.11 lists the Status Register.

In EWO mode, the status register can be read when the followings occur.

- Any even address in the program ROM 1, program ROM 2, or data flash is read after writing the read status register command.
- Any even address in the program ROM 1, program ROM 2, or data flash is read from when the program, block erase, lock bit program, or block blank check command is executed until when the read array command is executed.

#### 18.3.6.1 Sequence Status (Bits SR7 and FMR00)

The sequence status indicates the flash memory operation state. It is set to 0 while the program, block erase, lock bit program, block blank check, or read lock bit status command is being executed; otherwise, it is set to 1.

#### 18.3.6.2 Erase Status (Bits SR5 and FMR07)

Refer to **18.3.7 “Full Status Check”**.

#### 18.3.6.3 Program Status (Bits SR4 and FMR06)

Refer to **18.3.7 “Full Status Check”**.

**Table 18.11 Status Register**

Bits in Status Register	Bit in FMR0 Register	Status Name	Definition		Value after Reset
			0	1	
SR0 (D0)	–	Reserved	–	–	–
SR1 (D1)	–	Reserved	–	–	–
SR2 (D2)	–	Reserved	–	–	–
SR3 (D3)	–	Reserved	–	–	–
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR6 (D6)	–	Reserved	–	–	–
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1

D0 to D7 are the data buses read when the read status register command is executed.

Bits FMR07 (SR5) and FMR06 (SR4) are set to 0 when the clear status register command is executed.

When the FMR07 (SR5) or FMR06 bit (SR4) is set to 1, the program, block erase, lock bit program, block blank check, and read lock bit status commands are not accepted.

### 18.3.7 Full Status Check

If an error occurs when a program or erase operation is completed, bits FMR06 and FMR07 in the FMR0 register are set to 1, indicating a specific error. Therefore, execution results can be confirmed by checking these status (full status check).


Table 18.12 lists Errors and FMR0 Register State. Figure 18.13 shows a Full Status Check and Handling Procedure for Each Error.

**Table 18.12 Errors and FMR0 Register State**

FMR00 Register (Status Register) State		Error	Error Occurrence Conditions
FMR07 bit (SR5 bit)	FMR06 bit (SR4 bit)		
1	1	Command Sequence error	<ul style="list-style-type: none"> <li>• Command is written incorrectly</li> <li>• A value other than xxD0h or xxFFh is written in the second bus cycle of the lock bit program, block erase, block blank check, or read lock bit status command <sup>(1)</sup></li> </ul>
1	0	Erase error	<ul style="list-style-type: none"> <li>• The block erase command is executed on a locked block <sup>(2)</sup></li> <li>• The block erase command is executed on an unlocked block, but auto erase operation is not completed as expected</li> <li>• The block blank check command is executed, and the check result is not blank</li> <li>• The block blank check command is executed on a locked block</li> </ul>
0	1	Program error	<ul style="list-style-type: none"> <li>• The program command is executed on a locked block <sup>(2)</sup></li> <li>• The program command is executed on an unlocked block, but program operation is not completed as expected</li> <li>• The lock bit program command is executed, but the lock bit is not written as expected <sup>(2)</sup></li> </ul>

**NOTES:**

1. The flash memory enters read array mode by writing command code xxFFh in the second bus cycle of the commands. The command code written in the first bus cycle becomes invalid.
2. When the FMR02 bit is set to 1 (lock bit disabled), no error occurs even under the conditions above.



**Figure 18.13 Full Status Check and Handling Procedure for Each Error**

## 18.4 Standard Serial I/O Mode

In standard serial I/O mode, the serial programmer supporting the M16C/6B Group can be used to rewrite the program ROM 1, program ROM 2, and data flash in the microcomputer mounted on a board.

For more information about the serial programmer, contact your serial programmer manufacturer. Refer to the user's manual included with your serial programmer for instructions.

Table 18.13 lists Pin Functions (Flash Memory Standard Serial I/O Mode). Figures 18.14 and 18.15 show Pin Connections in Standard Serial I/O Mode.

### 18.4.1 ID Code Check Function

The ID code check function determines whether the ID codes sent from the serial programmer match those written in the flash memory. (Refer to **18.2 “Functions to Prevent Flash Memory from Rewriting”**.)



**Table 18.13 Pin Functions (Flash Memory Standard Serial I/O Mode)**

Pin	Name	I/O	Description
VCC, VCC1, VSS2	Power input	I	Apply the flash program and erase voltage to the VCC pin, and 0 V to pins VSS1, VSS2.
AVCC (1), AVSS (1)	AD power input	I	Connect the AVCC pin to VCC. Connect the AVSS pin to VSS.
CNVSS	CNVSS	I	Connect to VCC.
$\overline{\text{RESET}}$	Reset input	I	Reset input pin. While the $\overline{\text{RESET}}$ pin is "L" level, input a 20 <sub>cycle</sub> or longer clock to the XIN pin.
XIN	Clock input	I	I/O pins for the main clock oscillation circuit. Connect a crystal oscillator between pins XIN and XOUT.
XOUT	Clock output	O	
VREF (1)	Reference voltage input	I	Reference voltage input pin for A/D converter.
P5_5	$\overline{\text{EPM}}$ input	I	Input "L" level signal.
P5_7	Input port P5	I	Input "H" or "L" level signal or open.
P6_0 to P6_3	Input port P6	I	Input "H" or "L" level signal or open.
P6_4/ $\overline{\text{RTS}}$ 1	BUSY output	O	Standard serial I/O mode 1: BUSY signal output pin. Standard serial I/O mode 2: Monitor signal output pin to check the boot program operation.
P6_5/CLK1	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin. Standard serial I/O mode 2: Input "L".
P6_6/RXD1	RXD input	I	Serial data input pin.
P6_6/TXD1	TXD output	O	Serial data output pin.
P7_0 to P7_3	Input port P7	I	Input "H" or "L" level signal or open.
P7_4 to P7_7 (1)	Input port P7	I	Input "H" or "L" level signal or open.
P8_0 (1), P8_1 (1)	Input port P8	I	Input "H" or "L" level signal or open.
P8_2, P8_3	Input port P8	I	Input "H" or "L" level signal or open.
P8_5/ $\overline{\text{NMI}}$	$\overline{\text{NMI}}$ input	I	Input "H" or "L" level signal or open.
P8_6, P8_7	Input port P8	I	Input "H" or "L" level signal or open.
P10_0 to P10_7 (1)	Input port P10	I	Input "H" or "L" level signal or open.
VCCRF	Power input	I	Connect to VCC.
VSSRF, VSSRF1	Power input	I	Apply 0 V.
VSSRF2	Power input	I	Apply 0 V.
VSSRF3	Power input	I	Apply 0 V.
VSSRF4A, VSSRF4B	Power input	I	Apply 0 V.
VSSRF5	Power input	I	Apply 0 V.
VSSRF6	Power input	I	Apply 0 V.
VREGIN1	Power input	I	Connect to VREGOUT1.
VREGIN2	Power input	I	Connect to VREGOUT1.
VREGIN3	Power input	I	Connect to VREGOUT1.
VREGIN4	Power input	I	Connect to VREGOUT1.
VREGOUT1	Power output	O	Connect to VREGIN1 to VREGIN4.
VREGOUT2	Power output	O	Connect a bypass capacitor between pins VREGOUT2 and VSS.
VREGOUT3	Power output	O	Connect a bypass capacitor between pins VREGOUT2 and VSS.
RFIOP, RFION	RF I/O	I/O	RF I/O
TESTIOP, TESTION	Testing ports	I/O	Input "L" or open.
ANTSWCONT	Control output	O	Output pin to control the external antenna switch.

NOTE:

1. Not available in the 48 pin version.




Figure 18.14 Pin Connections in Standard Serial I/O Mode (1)




Figure 18.15 Pin Connections in Standard Serial I/O Mode (2)

### 18.4.2 Example of Circuit Application in the Standard Serial I/O Mode

Figures 18.16 and 18.17 show an Example of Circuit Application in Standard Serial I/O Mode 1 and Mode 2, respectively. Refer to the user's manual of your serial programmer to handle pins controlled by the serial programmer.





Figure 18.16 Example of Circuit Application in Standard Serial I/O Mode 1



**Figure 18.17 Example of Circuit Application in Standard Serial I/O Mode 2**

## 18.5 Parallel I/O Mode

In parallel I/O mode, the program ROM 1 and program ROM 2 can be rewritten by a parallel programmer supporting the M16C/6B Group. Contact your parallel programmer manufacturer for more information on the parallel programmer. Refer to the user's manual included with your parallel programmer for instructions.

### 18.5.1 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read and rewritten. (Refer to **18.2 “Functions to Prevent Flash Memory from Rewriting”**.)

## 18.6 Notes on Flash Memory

### 18.6.1 Functions to Prevent Flash Memory from Being Rewritten

Addresses 0FFFFDFh, 0FFFE3h, 0FFFEBh, 0FFFEFh, 0FFFF3h, 0FFFF7h, and 0FFFFBh store ID codes. When the wrong data is written to these addresses, the flash memory cannot be read or written to in standard serial I/O mode.

0FFFFFFh is OFS1 address. When the wrong data is written to this address, the flash memory cannot be read or written to in parallel I/O mode.

These addresses correspond to the vector address (H) in fixed vector.

### 18.6.2 Reading Data Flash

When  $2.2\text{ V} \leq V_{CC} \leq 2.7\text{ V}$ , one wait must be inserted to execute the program on the data flash and read the data. Set the PM17 in the PM1 register or FMR17 bit in the FMR1 register to insert one wait.

### 18.6.3 CPU Rewrite Mode

#### 18.6.3.1 Operating Speed

Set a CPU clock frequency of 8 MHz or less by the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register before entering CPU rewrite mode (EW0 or EW1 mode). Also, set the PM17 bit in the PM1 register to 1 (wait state).

#### 18.6.3.2 CPU Rewrite Mode Select

Change FMR01 bit in the FMR0 register, FMR11 bit in the FMR1 register, and FMR60 bit in the FMR6 register while in the following state:

- PM24 bit in the PM2 register is 0 (NMI interrupt disabled).
- High is input to the NMI pin

#### 18.6.3.3 Prohibited Instructions

Do not use the following instructions in EW0 mode:

UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction.

#### 18.6.3.4 Interrupts (EW0 Mode and EW1 Mode)

- Do not use an address match interrupt during command execution because the address match interrupt vector is located in ROM.
- Do not use a non-maskable interrupt during block 0 erase because the fixed vector is located in block 0.

#### 18.6.3.5 Rewrite (EW0 mode)

If the power supply voltage drops while rewriting the block where the rewrite control program is stored, the rewrite control program is not correctly rewritten. This may prevent the flash memory from being rewritten. If this error occurs, use standard serial I/O mode or parallel I/O mode for rewriting.

#### 18.6.3.6 Rewrite (EW1 mode)

Do not rewrite any blocks in which the rewrite control program is stored.

### 18.6.3.7 DMA Transfer

In EW1 mode, do not generate a DMA transfer while the FMR00 bit in the FMR0 register is set to 0 (auto programming or auto erasing).

### 18.6.3.8 Wait Mode

To enter wait mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before executing the WAIT instruction.

### 18.6.3.9 Stop Mode

To enter stop mode, set the FMR01 bit to 0 (CPU rewrite mode disabled), and then disable DMA transfer before setting the CM10 bit in the CM1 register to 1 (stop mode).

### 18.6.3.10 Software Command

Observe the notes below when using the following commands:

- Program
- Block erase
- Lock bit program
- Read lock bit status
- Block blank check

- (a) The FMR00 bit in the FMR0 register indicates the status while executing these commands. Do not execute other commands while the FMR00 bit is 0 (busy).
- (b) Do not execute these commands while the CM05 bit in the CM0 register is 1 (main clock stops).
- (c) After executing the program, block erase, or lock bit program command, perform a full status check per one command (i.e. do not perform a single full status check after multiple commands are executed).
- (d) Do not execute the program, block erase, lock bit program, or block blank check command when either or both bits FMR06 and FMR07 in the FMR0 register are 1 (completed in error).
- (e) Do not execute these commands in the low-current consumption read mode (bits FMR22 and FMR23 are both 1)

### 18.6.3.11 Program and Erase Cycles and Execution Time

Execution time of the program, block erase, and lock bit program commands becomes longer as the number of programming and erasing increases.

### 18.6.3.12 Suspending the Auto-Erase and Auto-Program Operations

When the program, block erase, and lock bit program commands are suspended, the blocks for those commands must be erased. Execute the program and lock bit program commands again after erasing.

Those commands are suspended by the following reset or interrupts:

- Reset
- $\overline{\text{NMI}}$ , watchdog timer, oscillation stop/restart detect.

## 18.6.4 User Boot Mode

### 18.6.4.1 Location of User Boot Mode Program

Allocate a program which is invoked and executed in user boot mode only in program ROM 2 (do not execute the program which is allocated in data flash or program ROM 1 in user boot mode).

### 18.6.4.2 Entering User Boot Mode After Standard Serial I/O Mode

To use user boot mode after standard serial I/O mode, turn off the power when exiting standard serial I/O mode, and then turn on the power again (cold start). The MCU enters user boot mode under the right conditions.



## 19. Electrical Characteristics

### 19.1 Electrical Characteristics

**Table 19.1 Absolute Maximum Ratings**

Symbol	Parameter		Condition	Rated Value	Unit
VCC	Digital supply voltage			-0.3 to 3.8	V
VCCRF	Analog supply voltage			-0.3 to 3.8	V
VI	Input voltage	RESET, CNVSS, P5_5, P5_7, P6_0 to P6_7, P7_2, P7_3, P7_4 to P7_7 (1), P8_0 (1), P8_1 (1), P8_2, P8_3, P8_6, P8_7, P10_0 to P10_7 (1)		-0.3 to VCC + 0.3	V
		P7_0, P7_1, P8_5		-0.3 to VCC + 0.3	V
VO	Output voltage	P5_5, P5_7, P6_0 to P6_7, P7_2, P7_3, P7_4 to P7_7 (1), P8_0 (1), P8_1 (1), P8_2, P8_3, P8_6, P8_7, P10_0 to P10_7 (1), ANTSWCONT		-0.3 to VCC + 0.3	V
		P7_0, P7_1, P8_5		-0.3 to VCC + 0.3	V
VRFIO	RF I/O pins	RFIOP, RFION		-0.3 to 2.1	V
VTESTIO	Test ports	TESTIOP, TESTION		-0.3 to 2.1	V
VANA	1.5 V analog supply	VREGIN1 to VREGIN4		-0.3 to 2.1	V
VXINOUT	Main clock I/O	XIN, XOUT		-0.3 to 2.1	V
Pd	Power dissipation		$-40^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}$	300	mW
Topr	Operating ambient temperature	When the microcomputer is operating		-20 to 85/-40 to 85	°C
		Flash program erase		0 to 60	
Tstg	Storage temperature			-65 to 150	°C

NOTE:

1. 64-pin version only.

**Table 19.2 Recommended Operating Conditions (1/2) (1)**

Symbol	Parameter		Standard			Unit
			Min.	Typ.	Max.	
VCC	Digital supply voltage	VCC	2.2	3.3	3.6	V
VCCRF	Analog supply voltage	VCCRF, AVCC (4)	2.2	3.3	3.6	V
VSS	Supply voltage	VSS1, VSS2, AVSS (4), VSSRF, VSSRF1 to VSSRF6		0		
VIH	"H" input voltage	RESET, CNVSS, P5_5, P5_7, P6_0 to P6_7, P7_2, P7_3, P7_4 to P7_7 (4), P8_0 (4), P8_1 (4), P8_2, P8_3, P8_6, P8_7, P10_0 to P10_7 (4)	0.8 VCC		VCC	V
		P7_0, P7_1, P8_5	0.8 VCC		VCC	V
VIL	"L" input voltage	RESET, CNVSS, P5_5, P5_7, P6_0 to P6_7, P7_2, P7_3, P7_4 to P7_7 (4), P8_0 (4), P8_1 (4), P8_2, P8_3, P8_6, P8_7, P10_0 to P10_7 (4)	0		0.2 VCC	V
		P7_0, P7_1, P8_5	0		0.2 VCC	V
IOH(peak)	"H" peak output current	P5_5, P5_7, P6_0 to P6_7, P7_2, P7_3, P7_4 to P7_7 (4), P8_0 (4), P8_1 (4), P8_2, P8_3, P8_6, P8_7, P10_0 to P10_7 (4), ANTSWCONT	VCC = 2.7 to 3.6 V		-10.0	mA
			VCC = 2.2 to 2.7 V		-1.0	
IOH(avg)	"H" average output current	P5_5, P5_7, P6_0 to P6_7, P7_2, P7_3, P7_4 to P7_7 (4), P8_0 (4), P8_1 (4), P8_2, P8_3, P8_6, P8_7, P10_0 to P10_7 (4), ANTSWCONT	VCC = 2.7 to 3.6 V		-5.0	mA
			VCC = 2.2 to 2.7 V		-0.5	
IOL(peak)	"L" peak output current	P5_5, P5_7, P6_0 to P6_7, P7_0 to P7_3, P7_4 to P7_7 (4), P8_0 (4), P8_1 (4), P8_2, P8_3, P8_5 to P8_7, P10_0 to P10_7 (4), ANTSWCONT	VCC = 2.7 to 3.6 V		10.0	mA
			VCC = 2.2 to 2.7 V		1.0	
IOL(avg)	"L" average output current	P5_5, P5_7, P6_0 to P6_7, P7_0 to P7_3, P7_4 to P7_7 (4), P8_0 (4), P8_1 (4), P8_2, P8_3, P8_5 to P8_7, P10_0 to P10_7 (4), ANTSWCONT	VCC = 2.7 to 3.6 V		5.0	mA
			VCC = 2.2 to 2.7 V		0.5	
f(XIN)	Main clock input oscillation frequency			16		
f(XCIN)	Subclock oscillation frequency			32.7 68	35	kHz
f(OCO)	125 kHz on-chip oscillation frequency			125		kHz
f(BCLK)	CPU operation clock	VCC = 2.2 to 2.7 V	0		8	MHz
		VCC = 2.7 to 3.6 V	0		16	MHz

## NOTES:

1. Referenced to VCC = 2.2 to 3.6 V at Topr = -20 to 85°C/-40 to 85°C unless otherwise specified.
2. The Average Output Current is the mean value within 100 ms.
3. The total IOL(peak) for the following ports must be 40 mA max (VCC = 2.7 to 3.6 V) or 4 mA max (VCC = 2.2 to 2.7 V): ports P7\_0 to P7\_3, P8\_2, P8\_3, P8\_5 to P8\_7, and P10. The total IOL(peak) for the following ports must be 40 mA max (VCC = 2.7 to 3.6 V) or 4 mA max (VCC = 2.2 to 2.7 V): ports P5\_5, P5\_7, P6, P7\_4 to P7\_7, P8\_0, and P8\_1. The total IOH(peak) for the following ports must be -40 mA max (VCC = 2.7 to 3.6 V) or -4 mA max (VCC = 2.2 to 2.7 V): ports P7\_2, P7\_3, P8\_2, P8\_3, P8\_6, P8\_7, and P10. The total IOH(peak) for the following ports must be -40 mA max (VCC = 2.7 to 3.6 V) or -4 mA max (VCC = 2.2 to 2.7 V): ports P5\_5, P5\_7, P6, P7\_4 to P7\_7, P8\_0, and P8\_1.
4. 64-pin version only.
5. The main clock input frequency is fixed to 16 MHz for transceiver operation.

**Table 19.3 Recommended Operating Conditions (2/2) (1)**


$V_{CC} = 2.2$  to  $3.6$  V,  $V_{SS} = 0$  V, and  $T_{opr} = -20$  to  $85$  °C/ $-40$  to  $85$  °C unless otherwise specified.

The ripple voltage must not exceed  $V_r(V_{CC})$  and/or  $dV_r(V_{CC})/dt$ .

Symbol	Parameter		Standard			Unit
			Min.	Typ.	Max.	
$V_r(vcc)$	Allowable ripple voltage	$V_{CC}=3.0$ V			0.3	Vp-p
$dV_r(vcc)/dt$	Ripple voltage falling gradient	$V_{CC}=3.0$ V			0.3	V/ms

NOTE:

- The device is operationally guaranteed under these operating conditions.




**Figure 19.1** Ripple Waveform

**Table 19.4 A/D Conversion Characteristics (1)**

Symbol	Parameter		Measuring Condition		Standard			Unit
					Min.	Typ.	Max.	
–	Resolution		VREF = AVCC = VCC				10	Bits
INL	Integral non-linearity error	10bit	VREF = AVCC = VCC = 3.3 V	AN0 to AN7 input (4)			±3	LSB
			VREF = AVCC = VCC = 2.2 V	AN0 to AN7 input (4)			±6	LSB
–	Absolute accuracy	10bit	VREF = AVCC = VCC = 3.3 V	AN0 to AN7 input (4)			±3	LSB
			VREF = AVCC = VCC = 2.2 V	AN0 to AN7 input (4)			±6	LSB
–	Tolerance level impedance					3		kΩ
DNL	Differential non-linearity error		(4)				±1	LSB
–	Offset error		(4)				±3	LSB
–	Gain error		(4)				±3	LSB
tCONV	10-bit conversion time		VREF = AVCC = VCC = 3.3 V, φAD = 16 MHz		2.69			μs
tSAMP	Sampling time				0.94			μs
VREF	Reference voltage					VCC		V
VIA	Analog input voltage				0		VREF	V

**NOTES:**

1. Referenced to VREF = AVCC = VCC = 3.3 V, VSS = 0 V at Topr = –20 to 85°C/ –40 to 85°C unless otherwise specified.
2. Set fAD frequency as follows:  
When VCC = 3.2 to 3.6 V, 2 MHz ≤ φAD ≤ 16 MHz  
When VCC = 3.0 to 3.2 V, 2 MHz ≤ φAD ≤ 8 MHz  
When VCC = 2.2 to 3.0 V, 2 MHz ≤ φAD ≤ 4 MHz
3. Use when VREF = AVCC = VCC.
4. The flash memory must not be rewritten. For the pins other than the analog pin to be measured, set them as input ports and connect to VSS. Refer to **Figure 19.2 “A/D Accuracy Measure Circuit”**.

**Figure 19.2 A/D Accuracy Measure Circuit**

**Table 19.5 Flash Memory Electrical Characteristics (1)**

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
–	Program and erase endurance (2)	Other than data flash	100		cycle
		Data flash	100		cycle
–	2 word program time (VCC = 3.3 V at Topr = 25°C)	Other than data flash		150	μs
		Data flash		300	μs
–	Lock bit program time (VCC = 3.3 V at Topr = 25°C)	Other than data flash		70	μs
		Data flash		140	μs
–	Block erase time (VCC = 3.3 V at Topr = 25°C)	4-Kbyte block		0.20	s
		16-Kbyte block		0.20	s
		64-Kbyte block		0.20	s
tPS	Flash memory circuit stabilization wait time			50	μs
–	Data hold time (3)	10			year

## NOTES:

1. Referenced to VCC = 2.7 to 3.6 V at Topr = 0 to 60°C unless otherwise specified.
2. Definition of program and erase endurance  
The program and erase endurance refers to the number of per-block erasures.  
If the program and erase endurance is n (n = 100), each block can be erased n times.  
For example, if a 4 Kbyte block is erased after writing two word data 1,024 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited.)
3. Topr = –20 to 85°C/ –40 to 85°C

**Table 19.6 Flash Memory Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60°C)**

Flash Program, Erase Voltage	Flash Read Operation Voltage
VCC = 2.7 to 3.6 V	VCC = 2.2 to 3.6 V

**Table 19.7 Power Supply Circuit Timing Characteristics**

Symbol	Parameter	Measuring Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Time for internal power supply stabilization during powering-on	VCC = 2.2 to 3.6 V			5	ms
td(R-S)	Stop release time				150	μs
td(W-S)	Low power consumption mode wait mode release time				150	μs




Figure 19.3 Power Supply Circuit Timing Diagram

$$VCC = VCCRF = 3.3 \text{ V}$$

Table 19.8 Electrical Characteristics (1) (1)

Symbol	Parameter		Measuring Condition	Standard			Unit	
				Min.	Typ.	Max.		
VOH	"H" output voltage	P5_5, P5_7, P6_0 to P6_7, P7_2, P7_3, P7_4 to P7_7 (2), P8_0 (2), P8_1 (2), P8_2, P8_3, P8_6, P8_7, P10_0 to P10_7 (2)	IOH = -1 mA	VCC1-0.5		VCC	V	
		ANTSWCONT		IOH = -1 mA	VCCRF-0.5	VCCRF	V	
		XOUT	HIGHPOWER	IOH = -0.1 mA	VREGOUT3-0.5	VREGOUT3	V	
			LOWPOWER	IOH = -50 $\mu$ A	VREGOUT3-0.5	VREGOUT3	V	
		XCOUT	HIGHPOWER	With no load applied		2.5		V
			LOWPOWER	With no load applied		1.6		V
VOL	"L" output voltage	P5_5, P5_7, P6_0 to P6_7, P7_0 to P7_3, P7_4 to P7_7 (2), P8_0 (2), P8_1 (2), P8_2, P8_3, P8_5 to P8_7, P10_0 to P10_7 (2)	IOL = 1 mA			0.5	V	
		ANTSWCONT		IOL = 1 mA		0.5	V	
		XOUT	HIGHPOWER	IOL = 0.1 mA			0.5	V
			LOWPOWER	IOL = 50 $\mu$ A			0.5	V
		XCOUT	HIGHPOWER	With no load applied		0		V
			LOWPOWER	With no load applied		0		V
VT+-VT-	Hysteresis	TA0IN, TA1IN, TA2IN to TA4IN (2), INT0, INT1, CTS0 to CTS2, SCL0 to SCL2, SDA0 to SDA2, TA0OUT, TA1OUT, TA2OUT to TA4OUT (2), $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$ (2), $\overline{\text{KI4}}$ to $\overline{\text{KI7}}$ , RXD0 to RXD2		0.2		0.8	V	
VT+-VT-	Hysteresis	RESET		0.2		0.8	V	
IIH	"H" input current	P5_5, P5_7, P6_0 to P6_7, P7_2, P7_3, P7_4 to P7_7 (2), P8_0 (2), P8_1 (2), P8_2, P8_3, P8_6, P8_7, P10_0 to P10_7 (2), XIN, RESET, CNVSS	VI = 3.3 V			4.0	$\mu$ A	
IIL	"L" input current	P5_5, P5_7, P6_0 to P6_7, P7_0 to P7_3, P7_4 to P7_7 (2), P8_0 (2), P8_1 (2), P8_2, P8_3, P8_5 to P8_7, P10_0 to P10_7 (2), XIN, RESET, CNVSS	VI = 0 V			-4.0	$\mu$ A	
RPULLUP	Pull-up resistance	P5_5, P5_7, P6_0 to P6_7, P7_2, P7_3, P7_4 to P7_7 (2), P8_0 (2), P8_1 (2), P8_2, P8_3, P8_6, P8_7, P10_0 to P10_7 (2)	VI = 0 V	40	100	500	k $\Omega$	
RfXIN	Feedback resistance	XIN			0.5		M $\Omega$	
RfXCIN	Feedback resistance	XCIN			25		M $\Omega$	
VRAM	RAM retention voltage		At stop mode	1.8			V	

## NOTES:

1. Referenced to VCC = 2.7 to 3.6 V, VSS = 0 V at Topr = -20 to 85°C/-40 to 85°C, f(BCLK) = 16 MHz unless otherwise specified.
2. 64-pin version only.

$$VCC = VCCRF = 3.3 V$$

Table 19.9 Electrical Characteristics (2) (1)

Symbol	Parameter		Measuring Condition				Standard			Unit	
							Min.	Typ.	Max.		
ICC	Power supply current	In single-chip mode, the output pins are open and other pins are VSS	Flash memory	f(BCLK) = 4 MHz (Divided by 4)	RF = off		4.7		mA		
					RF = idle		6.7		mA		
					RF = Tx		35.7		mA		
					RF = Rx		46.7		mA		
				f(BCLK) = 8 MHz (Divided by 2)	RF = off		6.5		mA		
					RF = idle		8.5		mA		
					RF = Tx		37.5		mA		
					RF = Rx		48.5		mA		
				f(BCLK) = 16 MHz (No division)	RF = off		10		mA		
					RF = idle		12		mA		
					RF = Tx		41		mA		
					RF = Rx		52		mA		
			125 kHz On-chip oscillation No division RF = off						450		μA
			Flash memory program	f(BCLK) = 8 MHz VCC = 3.3 V			20		mA		
			Flash memory erase	f(BCLK) = 8 MHz VCC = 3.3 V			30		mA		
			Flash memory	f(BCLK) = 32 kHz Low power consumption mode RF = off			70		μA		
125 kHz On-chip oscillation, wait mode RF = off						9		μA			
f(BCLK) = 32 kHz Wait mode (2) Oscillation capability High RF = off				18		μA					
	f(BCLK) = 32 kHz Wait mode (2) Oscillation capability Low RF = off				5		μA				
Stop mode Topr = 25°C					3		μA				

## NOTES:

1. Referenced to VCC = 2.7 to 3.6 V, VSS = 0 V at Topr = -20 to 85°C/-40 to 85°C, f(BCLK) = 16 MHz unless otherwise specified.
2. With one timer operated using fC32.



VCC = 3.3 V

**Timing Requirements**

(VCC = 3.3 V, VSS = 0 V, at Topr = -20 to 85°C/-40 to 85°C unless otherwise specified)

**Table 19.10 Timer A Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	150		ns
tw(TAH)	TAiIN input "H" pulse width	60		ns
tw(TAL)	TAiIN input "L" pulse width	60		ns

**Table 19.11 Timer A Input (Gating Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	600		ns
tw(TAH)	TAiIN input "H" pulse width	300		ns
tw(TAL)	TAiIN input "L" pulse width	300		ns

**Table 19.12 Timer A Input (External Trigger Input in One-Shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	300		ns
tw(TAH)	TAiIN input "H" pulse width	150		ns
tw(TAL)	TAiIN input "L" pulse width	150		ns

**Table 19.13 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(TAH)	TAiIN input "H" pulse width	150		ns
tw(TAL)	TAiIN input "L" pulse width	150		ns

VCC = 3.3 V

**Timing Requirements**

(VCC = 3.3 V, VSS = 0 V, at Topr = -20 to 85°C/-40 to 85°C unless otherwise specified)

**Table 19.14 Timer A Input (Counter Up/Down Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(UP)	TAiOUT input cycle time	3000		ns
tw(UPH)	TAiOUT input "H" pulse width	1500		ns
tw(UPL)	TAiOUT input "L" pulse width	1500		ns
tsu(UP-TIN)	TAiOUT input setup time	600		ns
th(TIN-UP)	TAiOUT input hold time	600		ns

**Table 19.15 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	2		μs
tsu(TAIN-TAOUT)	TAiOUT input setup time	500		ns
tsu(TAOUT-TAIN)	TAiIN input setup time	500		ns

**Table 19.16 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(CK)	CLKi input cycle time	300		ns
tw(CKH)	CLKi input "H" pulse width	150		ns
tw(CKL)	CLKi input "L" pulse width	150		ns
td(C-Q)	TXDi output delay time		160	ns
th(C-Q)	TXDi hold time	0		ns
tsu(D-C)	RXDi input setup time	100		ns
th(C-D)	RXDi input hold time	90		ns

**Table 19.17 External Interrupt  $\overline{\text{INTi}}$  Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	$\overline{\text{INTi}}$ input "H" pulse width	380		ns
tw(INL)	$\overline{\text{INTi}}$ input "L" pulse width	380		ns




Figure 19.4 Timing Diagram (1)




Figure 19.5 Timing Diagram (2)

$$VCC = VCCRF = 2.2 \text{ V}$$

Table 19.18 Electrical Characteristics (1) (1)

Symbol	Parameter		Measuring Condition	Standard			Unit	
				Min.	Typ.	Max.		
VOH	"H" output voltage	P5_5, P5_7, P6_0 to P6_7, P7_2, P7_3, P7_4 to P7_7 (2), P8_0 (2), P8_1 (2), P8_2, P8_3, P8_6, P8_7, P10_0 to P10_7 (2)	IOH = -1 mA	VCC1-0.5		VCC	V	
		ANTSWCONT		IOH = -1 mA	VCCRF-0.5	VCCRF	V	
		XOUT	HIGHPOWER	IOH = -0.1 mA	VREGOUT3-0.5	VREGOUT3	V	
			LOWPOWER	IOH = -50 $\mu$ A	VREGOUT3-0.5	VREGOUT3	V	
		XCOUT	HIGHPOWER	With no load applied		2.5		V
			LOWPOWER	With no load applied		1.6		V
VOL	"L" output voltage	P5_5, P5_7, P6_0 to P6_7, P7_0 to P7_3, P7_4 to P7_7 (2), P8_0 (2), P8_1 (2), P8_2, P8_3, P8_5 to P8_7, P10_0 to P10_7 (2)	IOL = 1 mA			0.5	V	
		ANTSWCONT		IOL = 1 mA		0.5	V	
		XOUT	HIGHPOWER	IOL = 0.1 mA			0.5	V
			LOWPOWER	IOL = 50 $\mu$ A			0.5	V
		XCOUT	HIGHPOWER	With no load applied		0		V
			LOWPOWER	With no load applied		0		V
VT+-VT-	Hysteresis	TA0IN, TA1IN, TA2IN to TA4IN (2), INT0, INT1, CTS0 to CTS2, SCL0 to SCL2, SDA0 to SDA2, TA0OUT, TA1OUT, TA2OUT to TA4OUT (2), $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$ (2), $\overline{\text{KI4}}$ to $\overline{\text{KI7}}$ , RXD0 to RXD2		0.02		0.3	V	
VT+-VT-	Hysteresis	RESET		0.05		0.5	V	
IIH	"H" input current	P5_5, P5_7, P6_0 to P6_7, P7_2, P7_3, P7_4 to P7_7 (2), P8_0 (2), P8_1 (2), P8_2, P8_3, P8_6, P8_7, P10_0 to P10_7 (2), XIN, RESET, CNVSS	VI = 2.2 V			2.0	$\mu$ A	
IIL	"L" input current	P5_5, P5_7, P6_0 to P6_7, P7_0 to P7_3, P7_4 to P7_7 (2), P8_0 (2), P8_1 (2), P8_2, P8_3, P8_5 to P8_7, P10_0 to P10_7 (2), XIN, RESET, CNVSS	VI = 0 V			-2.0	$\mu$ A	
RPULLUP	Pull-up resistance	P5_5, P5_7, P6_0 to P6_7, P7_2, P7_3, P7_4 to P7_7 (2), P8_0 (2), P8_1 (2), P8_2, P8_3, P8_6, P8_7, P10_0 to P10_7 (2)	VI = 0 V	50	140	700	k $\Omega$	
RfXIN	Feedback resistance	XIN			0.5		M $\Omega$	
RfXCIN	Feedback resistance	XCIN			25		M $\Omega$	
VRAM	RAM retention voltage		At stop mode	1.8			V	

## NOTES:

1. Referenced to VCC = 2.2 to 2.7 V, VSS = 0 V at Topr = -20 to 85°C/-40 to 85°C, f(BCLK) = 16 MHz unless otherwise specified.
2. 64-pin version only.

$$VCC = VCCRF = 2.2 V$$

Table 19.19 Electrical Characteristics (2) (1)

Symbol	Parameter		Measuring Condition			Standard			Unit	
						Min.	Typ.	Max.		
ICC	Power supply current	In single-chip mode, the output pins are open and other pins are VSS	Flash memory	f(BCLK) = 4 MHz (divided by 4)	RF = off		4.7		mA	
					RF = idle		6.7		mA	
					RF = Tx		35.7		mA	
					RF = Rx		46.7		mA	
				f(BCLK) = 8 MHz (divided by 2)	RF = off		6.5		mA	
					RF = idle		8.5		mA	
					RF = Tx		37.5		mA	
					RF = Rx		48.5		mA	
				125 kHz On-chip oscillation No division RF = off				450		$\mu$ A
				f(BCLK) = 32 kHz Low power consumption mode RF = off				70		$\mu$ A
				125 kHz On-chip oscillation, wait mode RF = off				9		$\mu$ A
				f(BCLK) = 32 kHz Wait mode (2) Oscillation capability High RF = off				18		$\mu$ A
f(BCLK) = 32 kHz Wait mode (2) Oscillation capability Low RF = off				5		$\mu$ A				
Stop mode Topr = 25°C				3		$\mu$ A				

## NOTES:

1. Referenced to  $VCC = 2.2$  to  $2.7 V$ ,  $VSS = 0 V$  at  $Topr = -20$  to  $85^\circ C / -40$  to  $85^\circ C$ ,  $f(BCLK) = 16 MHz$  unless otherwise specified.
2. With one timer operated using fC32.

$$V_{CC} = 2.2 \text{ V}$$

**Timing Requirements**

( $V_{CC} = 2.2 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , at  $T_{opr} = -20 \text{ to } 85^\circ\text{C}/-40 \text{ to } 85^\circ\text{C}$  unless otherwise specified)

**Table 19.20 Timer A Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	500		ns
tw(TAH)	TAiIN input "H" pulse width	200		ns
tw(TAL)	TAiIN input "L" pulse width	200		ns

**Table 19.21 Timer A Input (Gating Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	1000		ns
tw(TAH)	TAiIN input "H" pulse width	500		ns
tw(TAL)	TAiIN input "L" pulse width	500		ns

**Table 19.22 Timer A Input (External Trigger Input in One-Shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	800		ns
tw(TAH)	TAiIN input "H" pulse width	400		ns
tw(TAL)	TAiIN input "L" pulse width	400		ns

**Table 19.23 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(TAH)	TAiIN input "H" pulse width	400		ns
tw(TAL)	TAiIN input "L" pulse width	400		ns

VCC = 2.2 V

**Timing Requirements**

(VCC = 2.2 V, VSS = 0 V, at Topr = -20 to 85°C/-40 to 85°C unless otherwise specified)

**Table 19.24 Timer A Input (Counter Up/Down Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(UP)	TAiOUT input cycle time	5000		ns
tw(UPH)	TAiOUT input "H" pulse width	2000		ns
tw(UPL)	TAiOUT input "L" pulse width	2000		ns
tsu(UP-TIN)	TAiOUT input setup time	1000		ns
th(TIN-UP)	TAiOUT input hold time	1000		ns

**Table 19.25 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	3		μs
tsu(TAIN-TAOUT)	TAiOUT input setup time	800		ns
tsu(TAOUT-TAIN)	TAiIN input setup time	800		ns


**Table 19.26 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(CK)	CLKi input cycle time	800		ns
tw(CKH)	CLKi input "H" pulse width	400		ns
tw(CKL)	CLKi input "L" pulse width	400		ns
td(C-Q)	TXDi output delay time		240	ns
th(C-Q)	TXDi hold time	0		ns
tsu(D-C)	RXDi input setup time	200		ns
th(C-D)	RXDi input hold time	90		ns

**Table 19.27 External Interrupt  $\overline{\text{INTi}}$  Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	$\overline{\text{INTi}}$ input "H" pulse width	1000		ns
tw(INL)	$\overline{\text{INTi}}$ input "L" pulse width	1000		ns





**Figure 19.6 Timing Diagram (1)**




Figure 19.7 Timing Diagram (2)

**Table 19.28 Transceiver Transmission Characteristics**  
(VCC = VCCRF = 3.3 V, VSS = 0 V, at Topr = 25°C unless otherwise specified)

Parameter		Measuring Condition	Standard			IEEE802.15.4 standard	Unit
			Min.	Typ.	Max.		
Supply voltage				1.5			V
Nominal output power			-3	0	5	-3 or more	dBm
Transmit bit rate				250		250	kbps
Transmit chip rate				2,000		2,000	kchips/s
Programmable output power range		23 steps		32			dB
Harmonics	2nd harmonics	TXOUTPWR = 16(h), 0 dBm(typ)		-32			dBm
	3rd harmonics	TXOUTPWR = 16(h), 0 dBm(typ)		-39			dBm
Spurious emission	30 to 1,000 MHz	TXOUTPWR = 16(h), 0 dBm(typ)			-36		dBm
	1 to 12.75 GHz				-30		dBm
	1.8 to 1.9 GHz				-47		dBm
	5.15 to 5.3 GHz				-47		dBm
Error vector magnitude EVM		1,000 chips		14	35	35 or less	%
Power spectral density	Absolute limit	f-fc  > 3.5 MHz			-30	-30 or less	dBm
	Relative limit	f-fc  > 3.5 MHz			-20	-20 or less	dB
Frequency tolerance min			-40	0		Within -40	ppm
Frequency tolerance max				0	40	Within 40	ppm

**Table 19.29 Transceiver Reception Characteristics**  
(VCC = VCCRF = 3.3 V, VSS = 0 V, at Topr = 25°C unless otherwise specified)

Parameter		Measuring Condition	Standard			IEEE802.15.4 standard	Unit
			Min.	Typ.	Max.		
Supply voltage				1.5			V
RF input frequency			2,405		2,480		MHz
Receiver sensitivity		PER = 1% PSDU length = 20 octets		-94		-85 or less	dBm
Maximum input level					0	-20 or more	dBm
Adjacent channel rejection	+5 MHz	PER = 1%	0	13		0 or more	dB
	-5 MHz	Prf = -82 dBm	0	13			dB
Alternate channel rejection	+10 MHz	PER = 1%	30	35		30 or more	dB
	-10 MHz	Prf = -82 dBm	30	35			dB
Rejection	> +15 MHz	PER = 1%		49			dB
	< -15 MHz	Prf = -82 dBm		49			dB
Spurious emission	30 to 1,000 MHz				-54		dBm
	1 to 12.75 GHz				-47		dBm
Symbol error tolerance					80	80 or less	ppm
RSSI range				90		40 or more	dB
RSSI accuracy					±6	Within ±6	dB

## 20. Precautions

### 20.1 SFR

#### 20.1.1 Register Settings

Table 20.1 lists Registers with Write-Only Bits. Set these registers with immediate values. When establishing a next value by altering the existing value, write the existing value to the RAM as well as to the register. Transfer the next value to the register after making changes in the RAM.

**Table 20.1 Registers with Write-Only Bits**

Register	Symbol	Address
Watchdog timer reset register	WDTR	037Dh
Watchdog timer start register	WDTS	037Eh
UART0 bit rate register	U0BRG	0249h
UART1 bit rate register	U1BRG	0259h
UART2 bit rate register	U2BRG	0269h
UART0 transmit buffer register	U0TB	024Bh to 024Ah
UART1 transmit buffer register	U1TB	025Bh to 025Ah
UART2 transmit buffer register	U2TB	026Bh to 026Ah
Timer A0 register	TA0	0327h to 0326h
Timer A1 register	TA1	0329h to 0328h
Timer A2 register	TA2	032Bh to 032Ah
Timer A3 register	TA3	032Dh to 032Ch
Timer A4 register	TA4	032Fh to 032Eh

## 20.2 Reset

### 20.2.1 VCC

When supplying power to the microcomputer, the power supply voltage applied to the VCC pin must meet the conditions of SVCC.

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
SVCC	Power supply rising gradient (VCC) (Voltage range 0 V to 2 V)	0.05			V/ms
	Power supply rising gradient (VCC) (Voltage range 2.0 V to 3.6 V)			3.6 V	V/ms




Figure 20.1 Timing of SVCC

### 20.2.2 CNVSS

Connect to VSS via resistor. The internal pull-up of the CNVSS pin is on immediately after hardware reset 1 is released in single-chip mode. Therefore, the CNVSS pin level becomes “H” for two cycles of fOCO-S maximum.

## 20.3 Baseband Functions

## 20.4 Power Control

- When exiting stop mode by hardware reset 1, set the  $\overline{\text{RESET}}$  pin to “L” until a main clock oscillation is stabilized.
- Set the MR0 bit in the TAI<sub>i</sub>MR register (i = 0 to 4) to 0 (pulse is not output) to use the timer A to exit stop mode.
- After the WAIT instruction, insert at least four NOP instructions. When entering wait mode, the instruction queue reads ahead the instructions following WAIT, and depending on timing, some of these may execute before the microcomputer enters wait mode.

Program example when entering wait mode is shown below.

```

Program Example:      FSET      I      ;
                     WAIT      ; Enter wait mode
                     NOP      ; More than four NOP instructions
                     NOP
                     NOP
                     NOP

```

- When entering stop mode, insert a JMP.B instruction immediately after executing an instruction which sets the CM10 bit in the CM1 register to 1, and then insert at least four NOP instructions. When entering stop mode, the instruction queue reads ahead the instructions following the instruction which sets the CM10 bit to 1 (all clock stop), and some of these may execute before the microcomputer enters stop mode or before the interrupt routine for returning from stop mode.


Program example when entering stop mode

```

Program Example:      FSET      I
                     BSET      0, CM1 ; Enter stop mode
                     JMP.B     L2      ; Insert a JMP.B instruction
L2:
                     NOP      ; More than four NOP instructions
                     NOP
                     NOP
                     NOP

```

- The CLKOUT pin outputs “H” in stop mode. Therefore, when the CLKOUT pin changes state from “H” to “L” and is immediately driven in stop mode, the “L” level width becomes short.



- Wait until the main clock oscillation stabilizes, before switching the clock source for the CPU clock to the main clock. Similarly, wait until the subclock oscillates stably before switching the clock source for the CPU clock to the subclock.
- Do not stop the externally-generated clock when the externally-generated clock is input to the XIN pin and the main clock is used as the clock source for the CPU clock.

- **Suggestions to reduce power consumption**

Refer to the following descriptions when designing a system or programming.

**Ports**

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active output ports. A pass current flows to input ports in high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

**A/D converter (64-pin version only)**

When A/D conversion is not performed, set the ADSTBY bit in the ADCON1 register to 0 (A/D operation stop). When A/D conversion is performed, start the A/D conversion at least 1  $\phi_{AD}$  cycle or longer after setting the ADSTBY bit to 1 (A/D operation enabled).

**Stopping peripheral functions**

Use the CM02 bit in the CM0 register to stop the unnecessary peripheral functions during wait mode.

**Switching the oscillation-driving capacity**

Set the driving capacity to “L” when oscillation is stable.



## 20.5 Interrupt

### 20.5.1 Reading address 00000h

Do not read the address 00000h in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 00000h during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to 0.

If the address 00000h is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to 0. This factors a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

### 20.5.2 SP Setting

Set any value in the SP (USP, ISP) before accepting an interrupt. The SP (USP, ISP) is cleared to 0000h after reset. Therefore, if an interrupt is accepted before setting any value in the SP (USP, ISP), the program may go out of control.

Especially when using the  $\overline{\text{NMI}}$  interrupt, set a value in the ISP at the beginning of the program. Only for the first instruction after reset, all interrupts including the  $\overline{\text{NMI}}$  interrupt are disabled.

### 20.5.3 $\overline{\text{NMI}}$ Interrupt

- The  $\overline{\text{NMI}}$  interrupt cannot be disabled. If this interrupt is not used, set the PM24 bit in the PM2 register to 0 (port P8\_5 function).
- Stop mode cannot be entered into while input on the  $\overline{\text{NMI}}$  pin is “L” because the CM10 bit in the CM1 register is fixed to 0.
- Do not enter wait mode while input on the  $\overline{\text{NMI}}$  pin is “L” because the CPU clock remains active even though the CPU stops, and therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by a subsequent interrupt generated.
- Set the “L” and “H” level durations of the input signal to the  $\overline{\text{NMI}}$  pin to 2 CPU clock cycles + 300 ns or more.

### 20.5.4 Changing an Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). To use an interrupt, change the interrupt generate factor, and then be sure to clear the IR bit for that interrupt to 0 (interrupt not requested).

Changing the interrupt generate factor referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the source, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt to 0 (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions.

Figure 20.2 shows the Procedure for Changing the Interrupt Generate Factor.




Figure 20.2 Procedure for Changing the Interrupt Generate Factor

### 20.5.5 $\overline{\text{INT}}$ Interrupt

- Either an “L” level of at least  $t_w(\text{INL})$  width or an “H” level of at least  $t_w(\text{INH})$  width is necessary for the signal input to pins  $\overline{\text{INT}}_0$  through  $\overline{\text{INT}}_1$  regardless of the CPU operation clock.
- If the POL bit in registers INTOIC to INT1IC or bits IFSR1 to IFSR0 in the IFSR register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to 0 (interrupt not requested) after changing any of those register bits.

### 20.5.6 Rewriting the Interrupt Control Register

- (a) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (b) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.
  - Changing any bit other than the IR bit
 

When interrupts corresponding to the register occur, the IR bit may not become 1 (interrupt requested) and the interrupts may be ignored. If this causes any troubles, use any of the following instructions to change registers.  
Instruction: AND, OR, BCLR, or BSET.
  - Changing the IR bit
 

When the BTSTC instruction is used, the IR bit may not always be cleared to 0 (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.
- (c) When using the I flag to disable an interrupt, set the I flag while referring to the sample program fragments shown below. (Refer to (b) for details about rewriting the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to 1 (interrupt enabled) before the interrupt control register is rewritten, owing to the effects of the internal bus and the instruction queue buffer.

Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified  
INT\_SWITCH1:

```
FCLR      I           ; Disable interrupts.
AND.B     #00H, 0055H ; Set the TA0IC register to 00h.
NOP
NOP
FSET      I           ; Enable interrupts.
```

The number of the NOP instructions is as follows.

PM20 = 1 (1 wait): 2, PM20 = 0 (2 waits): 3, when using the HOLD function: 4.

Example 2: Using the dummy read to keep the FSET instruction waiting  
INT\_SWITCH2:

```
FCLR      I           ; Disable interrupts.
AND.B     #00H, 0055H ; Set the TA0IC register to 00h.
MOV.W     MEM, R0     ; Dummy read.
FSET      I           ; Enable interrupts.
```

Example 3: Using the POPC instruction to change the I flag  
INT\_SWITCH3:

```
PUSHC     FLG
FCLR      I           ; Disable interrupts.
AND.B     #00H, 0055H ; Set the TA0IC register to 00h.
POPC      FLG         ; Enable interrupts.
```

### 20.5.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.

## 20.6 DMAC

### 20.6.1 Write to the DMAE Bit in the DMiCON Register (i = 0 to 3)

When both of the conditions shown in (a) are met, follow the steps in shown (b).

(a) Conditions

- The DMAE bit is set to 1 (DMAi is in active state) again while it remains 1.
- A DMA request may occur simultaneously when the DMAE bit is being written.

(b) Steps

(1) Write a 1 to the DMAE bit and DMAS bit in the DMiCON register simultaneously <sup>(1)</sup>.

(2) Make sure that the DMAi is in initial state <sup>(2)</sup> in a program.

If the DMAi is not in initial state, repeat the above steps.

NOTES:

1. The DMAS bit remains unchanged even if a 1 is written. However, if a 0 is written to this bit, it is set to 0 (DMA not requested). In order to prevent the DMAS bit from being modified to 0, 1 should be written to the DMAS bit when 1 is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.  
Similarly, when writing to the DMAE bit with a read-modify-write instruction, 1 should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.
2. Read the TCRi register to verify whether the DMAi is in initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in initial state. (In the case a DMA request occurs after writing to the DMAE bit, the read value is a value written to the TCRi register minus one.) If the read value is a value in the middle of transfer, the DMAi is not in initial state.

## 20.7 Timers

### 20.7.1 Timer A

#### 20.7.1.1 Timer A (Timer Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using registers TAI<sub>i</sub>MR, TAI<sub>i</sub>, TACS0 to TACS2, and TAPOFS before setting the TAI<sub>i</sub>S bit in the TABSR register to 1 (count starts) (i = 0 to 4).

Always make sure registers TAI<sub>i</sub>MR, TACS0 to TACS2, and TAPOFS are modified while the TAI<sub>i</sub>S bit is 0 (count stops) regardless of whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TAI<sub>i</sub> register. However, if the counter is read at the same time it is reloaded, the value FFFFh is read. Also, if the counter is read before it starts counting after a value is set in the TAI<sub>i</sub> register while not counting, the set value is read.

### 20.7.1.2 Timer A (Event Counter Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using the TAI<sub>i</sub>MR register, the TAI<sub>i</sub> register, the UDF register, bits TAZIE, TA0TGL, and TA0TGH in the ONSF register and the TRGSR register, and TAPOS register before setting the TAI<sub>i</sub>S bit in the TABSR register to 1 (count starts) (i = 0 to 4). Always make sure the TAI<sub>i</sub>MR register, the UDF register, bits TAZIE, TA0TGL, and TA0TGH in the ONSF register, the TRGSR register, and TAPOFS register are modified while the TAI<sub>i</sub>S bit is 0 (count stops) regardless of whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TAI<sub>i</sub> register. However, while reloading, FFFFh can be read in underflow, and 0000h in overflow. When the counter is read before it starts counting after a value is set in the TAI<sub>i</sub> register while not counting, the set value is read.

### 20.7.1.3 Timer A (One-Shot Timer Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using the TAI<sub>i</sub>MR register, the TAI register, bits TA0TGL and TA0TGH in the ONSF register, the TRGSR register, registers TACS0 to TACS2 and the TAPOFS register before setting the TAI<sub>i</sub>S bit in the TABSR register to 1 (count starts) (i = 0 to 4).

Always make sure the TAI<sub>i</sub>MR register, bits TA0TGL and TA0TGH in the ONSF register, the TRGSR register, registers TACS0 to TACS2, and the TAPOFS register are modified while the TAI<sub>i</sub>S bit is 0 (count stops) regardless of whether after reset or not.

When setting the TAI<sub>i</sub>S bit to 0 (count stops), the followings occur:

- A counter stops counting and a content of reload register is reloaded.
- The TAI<sub>i</sub>OUT pin outputs “L” when the POFS<sub>i</sub> bit in the TAPOFS register is 0; outputs “H” when 1.
- After one cycle of the CPU clock, the IR bit in the TAI<sub>i</sub>C register is set to 1 (interrupt requested).

Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger is selected, one-and-half-cycle delay of a count source as maximum occurs between a trigger input to the TAI<sub>i</sub>N pin and output in one-shot timer mode. (No output from TA2 to TA4 in the 48-pin version.)

The IR bit is set to 1 when timer operating mode is set with any of the following procedures:

- Select one-shot timer mode after reset.
- Change an operating mode from timer mode to one-shot timer mode.
- Change an operating mode from event counter mode to one-shot timer mode.

To use the Timer A<sub>i</sub> interrupt (the IR bit), set the IR bit to 0 after the changes listed above are made.

When a trigger occurs while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between generating the previous trigger and operating longer than one cycle of a timer count source.



### 20.7.1.4 Timer A (Pulse Width Modulation Mode) (64-Pin Version Only)

The timer is stopped after reset. Set the mode, count source, counter value, and others using the TAI<sub>i</sub>MR register, the TAI register, bits TA0TGL and TA0TGH in the ONSF register, the TRGSR register, registers TACS0 to TACS2, and the TAPOF register before setting the TAI<sub>i</sub>S bit in the TABSR register to 1 (count starts) (i = 0 to 4). Always make sure the TAI<sub>i</sub>MR register, bits TA0TGL and TA0TGH in the ONSF register, the TRGSR register, registers TACS0 to TACS2, and the TAPOFS register are modified while the TAI<sub>i</sub>S bit is 0 (count stops) regardless of whether after reset or not.

The IR bit is set to 1 when setting a timer operating mode with any of the following procedures:

- Select PWM mode after reset.
- Change an operating mode from timer mode to PWM mode.
- Change an operating mode from event counter mode to PWM mode.

To use the timer A<sub>i</sub> interrupt (IR bit), set the IR bit to 0 by program after the changes listed above are made.

When setting the TAI<sub>i</sub>S register to 0 (count stops) during PWM pulse output, the following action occurs.

When the POFS<sub>i</sub> bit in the TAPOFS register is 0:

- Stop counting.
- When the TAI<sub>i</sub>OUT pin is output “H”, output level is set to “L” and the IR bit is set to 1.
- When the TAI<sub>i</sub>OUT pin is output “L”, both output level and the IR bit remains unchanged.

When the POFS<sub>i</sub> bit in the TAPOFS register is 1:

- Stop counting.
- When the TAI<sub>i</sub>OUT pin is output “L”, output level is set to “H” and the IR bit is set to 1.
- When the TAI<sub>i</sub>OUT pin is output “H”, both output level and the IR bit remains unchanged.

If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on the  $\overline{SD}$  pin enabled), pins TA1OUT, TA2OUT, and TA4OUT go to high-impedance state.

## 20.7.2 Timer B

### 20.7.2.1 Timer B (Timer Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using registers TBiMR, TBi, and TBCS0 to TBCS3 before setting the TBiS bit in the TABSR or the TBSR register to 1 (count starts) (i = 0 to 5).

Always make sure the TBiMR register and registers TBCS0 to TBCS3 are modified while the TBiS bit is 0 (count stops) regardless of whether after reset or not.

A value of a counter while counting, can be read in the TBi register at any time. FFFFh is read while reloading. If the counter is read before it starts counting after a value is set in the TBi register while not counting, the set value is read.

### 20.7.2.2 Timer B (Event Counter Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using the TBiMR register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to 1 (count starts) (i = 0 to 5). Always make sure the TBiMR register is modified while the TBiS bit is 0 (count stops) regardless of whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always FFFFh. If the TBi register is read after setting a value in it while not counting but before the counter starts counting, the read value is the value set in the register.

## 20.8 Serial Interface

### 20.8.1 Clock Synchronous Serial I/O

#### 20.8.1.1 Transmission/Reception

When the  $\overline{\text{RTS}}$  function is used with an external clock,  $\overline{\text{RTSi}}$  pin ( $i = 0$  to 2) outputs “L”, which informs the transmitting side that the MCU is ready for a receive operation. The  $\overline{\text{RTSi}}$  pin outputs “H” when a receive operation starts. Therefore, a transmit timing and receive timing can be synchronized by connecting the  $\overline{\text{RTSi}}$  pin to the  $\overline{\text{CTS}}$  pin of the transmitting side. The  $\overline{\text{RTS}}$  function is disabled when an internal clock is selected.

### 20.8.1.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held “H” when the CKPOL bit in the UiC0 register (i = 0 to 2) is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the serial clock), or while the external clock is held “L” when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the serial clock).

- The TE bit in the UiC1 register = 1 (transmission enabled)
- The TI bit in the UiC1 register = 0 (data present in the UiTB register)
- If  $\overline{\text{CTS}}$  function is selected, input on the  $\overline{\text{CTS}}$  pin = “L”

### 20.8.1.3 Reception

In clock synchronous serial I/O mode, the shift clock is generated by activating a transmitter. Set the UARTi-associated registers for a transmit operation even if the MCU is used for receive operation only. Dummy data is output from the TXDi pin (i = 0 to 2) while receiving.

When an internal clock is selected, the shift clock is generated by setting the TE bit in the UiC1 register to 1 (transmission enabled) and placing dummy data in the UiTB register. When an external clock is selected, set the TE bit to 1 (transmission enabled), place dummy data in the UiTB register, and input an external clock to the CLKi pin to generate the shift clock.

If data is received consecutively, an overrun error occurs when the RI bit in the UiC1 register is set to 1 (data present in the UiRB register) and the next receive data is received in the UARTi receive register. And then, the OER bit in the UiRB register is set to 1 (overrun error occurred). At this time, the UiRB register is undefined. If an overrun error occurs, the IR bit in the SiRIC register remains unchanged.

To receive data consecutively, set dummy data in the low-order byte in the UiTB register per each receive operation.

If an external clock is selected, the following conditions must be met while the external clock is held “H” when the CKPOL bit is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the serial clock), or while the external clock is held “L” when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the serial clock).

- The RE bit in the UiC1 register = 1 (reception enabled)
- The TE bit in the UiC1 register = 1 (transmission enabled)
- The TI bit in the UiC1 register = 0 (data present in the UiTB register)

## 20.8.2 UART (Clock Asynchronous Serial I/O) Mode

### 20.8.2.1 Transmission/Reception

When the  $\overline{\text{RTS}}$  function is used with an external clock,  $\overline{\text{RTSi}}$  pin ( $i = 0$  to  $2$ ) outputs “L”, which informs the transmitting side that the MCU is ready for a receive operation. The  $\overline{\text{RTSi}}$  pin outputs “H” when a receive operation starts. Therefore, a transmit timing and receive timing can be synchronized by connecting the  $\overline{\text{RTSi}}$  pin to the  $\overline{\text{CTS}}$  pin of the transmitting side. The  $\overline{\text{RTS}}$  function is disabled when an internal clock is selected.

### 20.8.2.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held “H” when the CKPOL bit in the UiC0 register ( $i = 0$  to  $2$ ) is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the serial clock), or while the external clock is held “L” when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the serial clock).

- The TE bit in the UiC1 register = 1 (transmission enabled)
- The TI bit in the UiC1 register = 0 (data present in the UiTB register)
- If  $\overline{\text{CTS}}$  function is selected, input on the  $\overline{\text{CTS}}$  pin = “L”

### 20.8.3 Special Mode 1 (I<sup>2</sup>C Mode)

When generating start, stop, and restart conditions, set the STSPSEL bit in the UiSMR4 register ( $i = 0$  to  $2$ ) to 0 and wait for more than half cycle of the transfer clock before setting each condition generation bit (STAREQ, RSTAREQ, and STPREQ) from 0 to 1.

### 20.8.4 Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting bits U2IRS and U2ERE in the U2C1 register to 1 (transmission completed) and 1 (error signal output), respectively. Therefore, when using SIM mode, make sure to clear the IR bit to 0 (interrupt not requested) after setting these bits.

## 20.8.5 Common Items for Multiple Modes

### 20.8.5.1 CLKi Output

When using the output format of the CLKi pin as N channel open-drain output, follow the procedures below to change the pin function.

When changing to CLKi from a port

- (1) Select the mode of the serial interface by setting bits SMD2 to SMD0 in the UiMR register to other than 000b.
- (2) Set the NODC bit in the UiSMR3 register to 1.

When changing to a port from CLKi

- (1) Set the NODC bit to 0.
- (2) Disable the serial interface by setting bits SMD2 to SMD0 to 000b.

## 20.9 A/D Converter (64-Pin Version Only)

Set registers ADCON0 (except bit 6), ADCON1, and ADCON2 when A/D conversion is stopped (before a trigger occurs). After A/D conversion is stopped, set the ADSTBY bit from 1 to 0.

When the ADSTBY bit in the ADCON1 register is changed from 0 (A/D operation stopped) to 1 (A/D operation enabled), wait for 1  $\phi$ AD cycle or longer to start A/D conversion.

To prevent noise-induced device malfunction or latchup, as well as to minimize conversion errors, insert capacitors between pins VCC, VREF, analog input (AN<sub>i</sub> (i = 0 to 7)), and VSS. Similarly, insert a capacitor between pins VCC and VSS. Figure 20.3 shows an Example Connection of Individual Pin.

Make sure the port direction bits corresponding to the pins that are used as analog inputs are set to 0 (input mode).

When using key input interrupts, do not use any of the four pins AN<sub>4</sub> to AN<sub>7</sub> as analog inputs. (A key input interrupt request is generated when the A/D input voltage goes low.)

When changing an A/D operating mode, set bits CH<sub>2</sub> to CH<sub>0</sub> in the ADCON0 register and bits SCAN<sub>1</sub> to SCAN<sub>0</sub> in the ADCON1 register again to select analog input pins.




Figure 20.3 Example Connection of Individual Pin

When A/D conversion is forcibly terminated by setting the ADST bit in the AD0CON0 register to 0 (A/D conversion stops) by program during A/D conversion, the A/D conversion result is undefined. The ADi register not performing A/D conversion may also be undefined. If the ADST bit is set to 0 by program during A/D conversion, do not use values obtained from any ADi registers.

The applied intermediate potential may cause more increase in power consumption to AN4 to AN7 than to other analog input pins (AN0 to AN3) since AN4 to AN7 are used with  $\overline{KI0}$  to  $\overline{KI3}$ .

When A/D conversion is stopped in one-shot mode or single sweep mode, the ADST bit in the ADCON0 register becomes 0 (A/D conversion stop). Therefore, set the ADST bit to 1 (A/D conversion start) by a program if there is a possibility that a trigger is input subsequently.

Connect the VREF pin to VCC pin. Because the VREF pin is connected to VCC pin inside, current flows if potential difference occurs between the pins.



## 20.10 Notes on Flash Memory

### 20.10.1 Functions to Prevent Flash Memory from Being Rewritten

Addresses 0FFFFDh, 0FFFE3h, 0FFFEBh, 0FFFEFh, 0FFFF3h, 0FFFF7h, and 0FFFFBh store ID codes. When the wrong data is written to these addresses, the flash memory cannot be read or written to in standard serial I/O mode.

0FFFFFh is OFS1 address. When the wrong data is written to this address, the flash memory cannot be read or written to in parallel I/O mode.

These addresses correspond to the vector address (H) in fixed vector.

### 20.10.2 Reading Data Flash

When  $2.2\text{ V} \leq V_{CC} \leq 2.7\text{ V}$ , one wait must be inserted to execute the program on the data flash and read the data. Set the PM17 in the PM1 register or FMR17 bit in the FMR1 register to insert one wait.

### 20.10.3 CPU Rewrite Mode

#### 20.10.3.1 Operating Speed

Set a CPU clock frequency of 8 MHz or less by the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register before entering CPU rewrite mode (EW0 or EW1 mode). Also, set the PM17 bit in the PM1 register to 1 (wait state).

#### 20.10.3.2 CPU Rewrite Mode Select

Change FMR01 bit in the FMR0 register, FMR11 bit in the FMR1 register, and FMR60 bit in the FMR6 register while in the following state:

- PM24 bit in the PM2 register is 0 (NMI interrupt disabled).
- High is input to the NMI pin

#### 20.10.3.3 Prohibited Instructions

Do not use the following instructions in EW0 mode:

UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction.

#### 20.10.3.4 Interrupts (EW0 Mode and EW1 Mode)

- Do not use an address match interrupt during command execution because the address match interrupt vector is located in ROM.
- Do not use a non-maskable interrupt during block 0 erase because the fixed vector is located in block 0.

#### 20.10.3.5 Rewrite (EW0 mode)

If the power supply voltage drops while rewriting the block where the rewrite control program is stored, the rewrite control program is not correctly rewritten. This may prevent the flash memory from being rewritten. If this error occurs, use standard serial I/O mode or parallel I/O mode for rewriting.

#### 20.10.3.6 Rewrite (EW1 mode)

Do not rewrite any blocks in which the rewrite control program is stored.

### 20.10.3.7 DMA Transfer

In EW1 mode, do not generate a DMA transfer while the FMR00 bit in the FMR0 register is set to 0 (auto programming or auto erasing).

### 20.10.3.8 Wait Mode

To enter wait mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before executing the WAIT instruction.

### 20.10.3.9 Stop Mode

To enter stop mode, set the FMR01 bit to 0 (CPU rewrite mode disabled), and then disable DMA transfer before setting the CM10 bit in the CM1 register to 1 (stop mode).

### 20.10.3.10 Software Command

Observe the notes below when using the following commands:

- Program
- Block erase
- Lock bit program
- Read lock bit status
- Block blank check

- (a) The FMR00 bit in the FMR0 register indicates the status while executing these commands. Do not execute other commands while the FMR00 bit is 0 (busy).
- (b) Do not execute these commands while the CM05 bit in the CM0 register is 1 (main clock stops).
- (c) After executing the program, block erase, or lock bit program command, perform a full status check per one command (i.e. do not perform a single full status check after multiple commands are executed).
- (d) Do not execute the program, block erase, lock bit program, or block blank check command when either or both bits FMR06 and FMR07 in the FMR0 register are 1 (completed in error).
- (e) Do not execute these commands in the low-current consumption read mode (bits FMR22 and FMR23 are both 1)

### 20.10.3.11 Program and Erase Cycles and Execution Time

Execution time of the program, block erase, and lock bit program commands becomes longer as the number of programming and erasing increases.

### 20.10.3.12 Suspending the Auto-Erase and Auto-Program Operations

When the program, block erase, and lock bit program commands are suspended, the blocks for those commands must be erased. Execute the program and lock bit program commands again after erasing.

Those commands are suspended by the following reset or interrupts:

- Reset
- $\overline{\text{NMI}}$ , watchdog timer, oscillation stop/restart detect.

## 20.10.4 User Boot Mode

### 20.10.4.1 Location of User Boot Mode Program

Allocate a program which is invoked and executed in user boot mode only in program ROM 2 (do not execute the program which is allocated in data flash or program ROM 1 in user boot mode).

### 20.10.4.2 Entering User Boot Mode After Standard Serial I/O Mode

To use user boot mode after standard serial I/O mode, turn off the power when exiting standard serial I/O mode, and then turn on the power again (cold start). The MCU enters user boot mode under the right conditions.

## 20.11 Noise

Connect a bypass capacitor across pins VCC and VSS using the shortest and thicker possible wiring. Figure 20.4 shows the Bypass Capacitor Connection.






Figure 20.4 Bypass Capacitor Connection

### Appendix 1. Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.



## Index

[ A ]			
AD0 to AD7	180	CRCIN	240
ADCON0	179, 182, 184, 186, 188, 190	CSPR	84
ADCON1	179, 182, 184, 186, 188, 190	[ D ]	
ADCON2	180	DAR0 to DAR3	92
ADIC	68	DM0CON to DM3CON	91
AIER	81	DM0IC to DM3IC	68
AIER2	81	DM0SL to DM3SL	89, 90
[ B ]		[ F ]	
BBADFIC	68	FMR0	53, 260
BBANTSWTIMG	234	FMR1	262
BBBOFFPROD	229	FMR2	55, 263
BBCCAIC	68	FMR6	264
BBCCAVTH	219	[ I ]	
BBCON	208	IFSR	76
BBCREGIC	68	IFSR2A	76
BBCSMACON0	219	INT0IC, INT1IC	69
BBCSMACON1	223	[ K ]	
BBCSMACON2	223	KICON0	79
BBEAREG	233	KICON1	79
BBEXTENDAD0 to BBEXTENDAD3	225	KUPIC	68
BBIDLEIC	68	[ L ]	
BBIDLEWAIT	234	LEDCON	249
BBLLVTH	218	[ O ]	
BBPANID	224	OFS1	84, 257
BBPLLDIVH	230	ONSF	106
BBPLLDIVL	230	[ P ]	
BBPLLIC	68	P5 to P8, P10	247
BBRFCON	221	PCLKR	41
BBRFINI	235	PD5 to PD8, PD10	246
BBRSSICCARSLT	213	PM0	33
BBRSSIOFS	232	PM1	34
BBRX0IC, BBRX1IC	68	PM2	41
BBRXCOUNT	212	PRCR	61
BBRXFLEN	212	PRG2C	34
BBRXOR0IC, BBRXOR1IC	68	PUR1	248
BBSHORTAD	225	PUR2	248
BBTCOMP0REG0 to BBTCOMP2REG0	227	[ R ]	
BBTCOMP0REG1 to BBTCOMP2REG1	227	RMAD0 to RMAD3	81
BBTIM0IC to BBTIM2C	68	[ S ]	
BBTIMECON	229	S0RIC to S2RIC	68
BBTIMEREAD0, BBTIMEREAD1	226	S0TIC to S2TIC	68
BBTSTAMP0, BBTSTAMP1	228	SAR0 to SAR3	91
BBTXFLEN	215	[ T ]	
BBTXIC	68	TA0 to TA4	104
BBTXORIC	68	TA0IC to TA4IC	68
BBTXOUTPWR	231	TA0MR to TA4MR	103, 110, 112, 116
BBTXRXCON	218	TA0MR, TA1MR	118
BBTXRXMODE0	210	TA2MR to TA4MR	114
BBTXRXMODE1	211	TABSR	105, 122
BBTXRXMODE2	216	TACS0, TACS1	107
BBTXRXMODE3	217	[ C ]	
BBTXRXMODE4	222	CM0	38
BBTXRXRST	209	CM1	39
BBTXRXST0	214	CM2	40
BBTXRXST1	220	CPSRF	107, 122
BCNIC	68	CRCD	240
[ C ]			

TACS2 .....	108
TAIOCON .....	102
TAPOFS .....	108
TB0 to TB5 .....	121
TB0IC to TB2IC .....	68
TB0MR to TB5MR .....	121, 124, 125
TB3IC to TB5IC .....	68
TBCS0 to TBCS3 .....	123
TBSR .....	122
TCR0 to TCR3 .....	92
TRGSR .....	106

## [ U ]

U0BCNIC, U1BCNIC .....	68
U0BRG to U2BRG .....	131
U0C0 to U2C0 .....	132
U0C1, U1C1 .....	133
U0MR to U2MR .....	131
U0RB to U2RB .....	130
U0SMR to U2SMR .....	136
U0SMR2 to U2SMR2 .....	137
U0SMR3 to U2SMR3 .....	138
U0SMR4 to U2SMR4 .....	139
U0TB to U2TB .....	130
U2C1 .....	134
UCON .....	135
UDF .....	105

## [ W ]

WDC .....	83
WDTR .....	83
WDTS .....	83

## REVISION HISTORY

## M16C/6B Group User's Manual: Hardware

Rev.	Date	Description	
		Page	Summary
0.10	Jul 31, 2008	—	First Edition issued
0.20	Feb 10, 2009	—	Revised Edition issued
0.30	Sep 18, 2009	—	Revised Edition issued
1.00	Apr 21, 2010	All pages 53 to 54  177 180 256 260 to 261  264 265 to 266 267 to 268  267 268 272 275 284 to 285 287 to 288  292 298 306 326 to 327	<p>“PRELIMINARY” and “Under development” deleted</p> <p>7.4.4.1 “FMR01 (CPU rewrite mode select bit) (b1)” and “FMSTP (Flash memory stop bit) (b3)” revised</p> <p>Table 14.1 “Operating clock <math>\phi</math>AD” revised</p> <p>Figure 14.3 revised</p> <p>Table 18.8 “ALeRASE” revised</p> <p>18.3.3.1 “FMR00 (RY/<math>\overline{\text{BY}}</math> status flag) (b0)”, “FMR02 (Lock bit disable select bit) (b2)” and “FMSTP (Flash memory stop bit) (b3)” revised</p> <p>18.3.3.4 “FMR60 (EW1 mode select bit) (b0)” revised</p> <p>Figure 18.5 and Figure 18.7 revised</p> <p>“18.3.4 Precautions on CPU Rewrite Mode” deleted</p> <p>Table 18.10 revised</p> <p>18.3.4.4 revised</p> <p>18.3.4.8 revised</p> <p>Table 18.12 revised</p> <p>“18.6 Notes on Flash Memory” added</p> <p>Table 19.2 title revised, Table 19.3 and Figure 19.1 added</p> <p>Table 19.8 “RPULLUP” revised</p> <p>Table 19.18 “VT+/-VT-” and “RPULLUP”</p> <p>20.2.1 revised</p> <p>20.10 revised</p>
1.10	Jan 28, 2011	3 4 288 289 to 292, 294 to 297, 300 to 303	<p>Table 1.2 Operating temperature “-40 to 85 °C” added</p> <p>Table 1.3, Figure 1.1 revised</p> <p>Table 19.1 revised</p> <p>“Topr = -20 to 85 °C” → “Topr = -20 to 85 °C/-40 to 85 °C”</p>
1.20	Jul 21, 2011	4	Table 1.3 “(D): Under development” added

---

M16C/6B Group User's Manual: Hardware

Publication Date: Rev.0.10 Jul 31, 2008  
Rev.1.20 Jul 21, 2011

Published by: Renesas Electronics Corporation

---



**SALES OFFICES****Renesas Electronics Corporation**<http://www.renesas.com>Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**  
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-65030, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China  
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

**Renesas Electronics Taiwan Co., Ltd.**  
13F, No. 363, Fu Shing North Road, Taipei, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632  
Tel: +65-6213-0200, Fax: +65-6278-8001

**Renesas Electronics Malaysia Sdn.Bhd.**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics Korea Co., Ltd.**  
11F., Samik Laviel'or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141

## M16C/6B Group