



---

The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

#### **Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

#### **Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

#### **For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

# 16-bit Proprietary Microcontroller

CMOS

## F<sup>2</sup>MC-16LX MB90435 Series

**MB90437L (S) /438L (S) /F438L (S)  
MB90439 (S) /F439 (S) /V540G**

### ■ DESCRIPTION

The MB90435 series with FLASH ROM is specially designed for industrial applications.

The instruction set by F<sup>2</sup>MC-16LX CPU core inherits an AT architecture of the F<sup>2</sup>MC\* family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The micro controller has a 32-bit accumulator for processing long word data.

The MB90435 series has peripheral resources of 8/10-bit A/D converters, UART (SCI), extended I/O serial interfaces, 8/16-bit timer, I/O timer (input capture (ICU), output compare (OCU)).

\* : F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

### ■ FEATURES

- Clock  
Embedded PLL clock multiplication circuit  
Operating clock (PLL clock) can be selected from : divided-by-2 of oscillation or one to four times the oscillation  
Minimum instruction execution time : 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock,  
V<sub>cc</sub> of 5.0 V)  
Subsystem Clock : 32 kHz

(Continued)

The information for microcontroller supports is shown in the following homepage.  
Be sure to refer to the "Check Sheet" for the latest cautions on development.

### "Check Sheet" is seen at the following support page

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.

<http://edevice.fujitsu.com/micom/en-support/>

# MB90435 Series

- Instruction set to optimize controller applications
  - Rich data types (bit, byte, word, long word)
  - Rich addressing mode (23 types)
  - Enhanced signed multiplication/division instruction and RETI instruction functions
  - Enhanced precision calculation realized by the 32-bit accumulator
- Instruction set designed for high level language (C language) and multi-task operations
  - Adoption of system stack pointer
  - Enhanced pointer indirect instructions
  - Barrel shift instructions
- Program patch function (for two address pointers)
- Enhanced execution speed : 4-byte Instruction queue
- Enhanced interrupt function : 8 levels, 34 factors
- Automatic data transmission function independent of CPU operation
  - Extended intelligent I/O service function (EI<sup>2</sup>OS)
- Embedded ROM size and types
  - Mask ROM : 64 Kbytes / 128 Kbytes / 256 Kbytes
  - Flash ROM : 128 Kbytes/256 Kbytes
  - Embedded RAM size : 2 Kbytes/4 Kbytes/6 Kbytes/8 Kbytes (evaluation chip)
- Flash ROM
  - Supports automatic programming, Embedded Algorithm
  - Write/Erase/Erase-Suspend/Resume commands
  - A flag indicating completion of the algorithm
  - Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory
  - Erase can be performed on each block
  - Block protection with external programming voltage
- Low-power consumption (stand-by) mode
  - Sleep mode (mode in which CPU operating clock is stopped)
  - Stop mode (mode in which oscillation is stopped)
  - CPU intermittent operation mode
  - Clock mode
  - Hardware stand-by mode
- Process
  - 0.5 μm CMOS technology
- I/O port
  - General-purpose I/O ports : 81 ports
- Timer
  - Watchdog timer : 1 channel
  - 8/16-bit PPG timer : 8/16-bit × 4 channels
  - 16-bit re-load timer : 2 channels
- 16-bit I/O timer
  - 16-bit free-run timer : 1 channel
  - Input capture : 8 channels
  - Output compare : 4 channels
- Extended I/O serial interface : 1 channel
- UART 0
  - With full-duplex double buffer (8-bit length)
  - Clock asynchronous or clock synchronized (with start/stop bit) transmission can be selectively used.

(Continued)

(Continued)

- UART 1
  - With full-duplex double buffer (8-bit length)  
Clock asynchronous or clock synchronized serial (extended I/O serial) can be used.
- External interrupt circuit (8 channels)
  - A module for starting an extended intelligent I/O service (EI<sup>2</sup>OS) and generating an external interrupt which is triggered by an external input.
- Delayed interrupt generation module
  - Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)
  - 8/10-bit resolution can be selectively used.  
Starting by an external trigger input.  
Conversion time : 26.3 µs
- External bus interface : Maximum address space 16 Mbytes
- Package: QFP-100, LQFP-100

# MB90435 Series

## ■ PRODUCT LINEUP

Features	MB90F438L (S) /F439 (S)	MB90437L (S) /438L (S) /439 (S)	MB90V540G
CPU	F <sup>2</sup> MC-16LX CPU		
System clock	On-chip PLL clock multiplier ( $\times 1$ , $\times 2$ , $\times 3$ , $\times 4$ , 1/2 when PLL stop) Minimum instruction execution time : 62.5 ns (4 MHz osc. PLL $\times 4$ )		
ROM	Flash memory MB90F438L(S) : 128 Kbytes MB90F439(S) : 256 Kbytes	Mask ROM : MB90437L(S): 64 Kbytes MB90438L(S): 128 Kbytes MB90439(S): 256 Kbytes	External
RAM	MB90F438L(S) : 4 Kbytes MB90F439(S) : 6 Kbytes	MB90437L(S): 2 Kbytes MB90438L(S): 4 Kbytes MB90439(S): 6 Kbytes	8 Kbytes
Clocks	MB90F438L/F439 : Two clocks system MB90F438LS/F439S : One clock system	MB90437L/438L/439 : Two clocks system MB90437LS/438LS/439S : One clock system	Two clocks system <sup>*1</sup>
Operating voltage range	<sup>*3</sup>		
Temperature range	−40 °C to 105 °C		
Package	QFP100, LQFP100		PGA-256
Emulator-specify power supply <sup>*2</sup>	—		None
UART0	Full duplex double buffer Support asynchronous/synchronous (with start/stop bit) transfer Baud rate : 4808/5208/9615/10417/19230/38460/62500/500000 bps (asynchronous) 500 K/1 M/2 Mbps (synchronous) at System clock = 16 MHz		
UART1 (SCI)	Full duplex double buffer Asynchronous (start-stop synchronized) and CLK-synchronous communication Baud rate : 1202/2404/4808/9615/19230/31250/38460/62500 bps (asynchronous) 62.5 K/125 K/250 K/500 K/1 M/2 Mbps (synchronous) at 6, 8, 10, 12, 16 MHz		
Serial I/O	Transfer can be started from MSB or LSB Supports internal clock synchronized transfer and external clock synchronized transfer Supports positive-edge and negative-edge clock synchronization Baud rate : 31.25 K/62.5 K/125 K/500 K/1 Mbps at System clock = 16 MHz		
A/D Converter	10-bit or 8-bit resolution 8 input channels Conversion time : 26.3 μs (per one channel)		

(Continued)

# MB90435 Series

(Continued)

Features	MB90F438L (S) /F439 (S)	MB90437L (S) /438L (S) /439 (S)	MB90V540G
16-bit Reload Timer (2 channels)	Operation clock frequency : fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = System clock frequency) Supports External Event Count function Signals an interrupt when overflow		
16-bit Free-run Timer	Supports Timer Clear when a match with Output Compare (Channel 0) Operation clock freq. : fsys/2 <sup>2</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>8</sup> (fsys = System clock freq.)		
16-bit Output Compare (4 channels)	Signals an interrupt when a match with 16-bit Free-run Timer Four 16-bit compare registers A pair of compare registers can be used to generate an output signal		
16-bit Input Capture (8 channels)	Rising edge, falling edge or rising & falling edge sensitive Four 16-bit Capture registers Signals an interrupt upon external event		
8/16-bit Programmable Pulse Generator (4 channels)	Supports 8-bit and 16-bit operation modes Eight 8-bit reload counters Eight 8-bit reload registers for L pulse width Eight 8-bit reload registers for H pulse width A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter 4 output pins Operation clock freq. : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> or 128 µs@fosc = 4 MHz (fsys = System clock frequency, fosc = Oscillation clock frequency)		
32 kHz Sub-clock	Sub-clock for low power operation		
External Interrupt (8 channels)	Can be programmed edge sensitive or level sensitive		
External bus interface	External access using the selectable 8-bit or 16-bit bus is enabled (external bus mode.)		
I/O Ports	Virtually all external pins can be used as general purpose I/O All push-pull outputs and schmitt trigger inputs Bit-wise programmable as input/output or peripheral signal		
Flash Memory	Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Erase-Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10,000 times Data retention time : 10 years Boot block configuration Erase can be performed on each block Block protection by externally programmed voltage		

\*1 : If the one clock system is used, equip X0A and X1A with clocks from the tool side.

\*2 : It is setting of DIP switch S2 when Emulator pod (MB2145-507) is used. Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

\*3 : OPERATING VOLTAGE RANGE

Products	Operation guarantee range
MB90F439 (S) /439 (S) /V540G	4.5 V to 5.5 V
MB90F438L (S) /437L (S) /438L (S)	3.5 V to 5.5 V

# MB90435 Series

## ■ PIN ASSIGNMENT


		(TOP VIEW)	
P20/A16	1	100	P17/AD15
P21/A17	2	99	P16/AD14
P22/A18	3	98	P15/AD13
P23/A19	4	97	P14/AD12
P24/A20	5	96	P13/AD11
P25/A21	6	95	P12/AD10
P26/A22	7	94	P11/AD09
P27/A23	8	93	P10/AD08
P30/ALE	9	92	P07/AD07
P31/RD̄	10	91	P06/AD06
Vss	11	90	P05/AD05
P32/WRL/WR	12	89	P04/AD04
P33/WRH	13	88	P03/AD03
P34/HRQ	14	87	P02/AD02
P35/HAK	15	86	P01/AD01
P36/RDY	16	85	P00/AD00
P37/CLK	17	84	Vcc
P40/SOT0	18	83	X1
P41/SCK0	19	82	X0
P42/SIN0	20	81	Vss
P43/SIN1	21		
P44/SCK1	22		
Vcc	23		
P45/SOT1	24		
P46/SOT2	25		
P47/SCK2	26		
C	27		
P50/SIN2	28		
P51/INT4	29		
P52/INT5	30		
P53/INT6	31		
P54/INT7	32		
P55/ADTG	33		
AVcc	34		
AVRH	35		
AVRL	36		
AVSS	37		
P60/AN0	38		
P61/AN1	39		
P62/AN2	40		
P63/AN3	41		
Vss	42		
P64/AN4	43		
P65/AN5	44		
P66/AN6	45		
P67/AN7	46		
P56/TIN0	47		
P57/TOT0	48		
MDO	49		
MD1	50		
	51		

(FPT-100P-M06)

(Continued)

# MB90435 Series

(Continued)



# MB90435 Series

## ■ PIN DESCRIPTION

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
80 81	82 83	X0 X1	A (Oscillation)	High speed crystal oscillator input pins
78	80	X0A	A (Oscillation)	Low speed crystal oscillator input pins. For the one clock system parts, perform external pull-down processing.
77	79	X1A		Low speed crystal oscillator input pins. For the one clock system parts, leave it open.
75	77	RST	B	External reset request input pin
50	52	HST	C	Hardware standby input pin
83 to 90	85 to 92	P00 to P07	I	General I/O port with programmable pull-up. This function is enabled in the single-chip mode.
		AD00 to AD07		I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.
91 to 98	93 to 100	P10 to P17	I	General I/O port with programmable pull-up. This function is enabled in the single-chip mode.
		AD08 to AD15		I/O pins for 8 higher bits of the external address/data bus. This function is enabled when the external bus is enabled.
99 to 6	1 to 8	P20 to P27	I	General I/O port with programmable pull-up. In external bus mode, this function is valid when the corresponding bits in the external address output control register (HACR) are set to "1".
		A16 to A23		8-bit output pins for A16 to A23 at the external address bus. In external bus mode, this function is valid when the corresponding bits in the external address output control register (HACR) are set to "0".
7	9	P30	I	General I/O port with programmable pull-up. This function is enabled in the single-chip mode.
		ALE		Address latch enable output pin. This function is enabled when the external bus is enabled.
8	10	P31	I	General I/O port with programmable pull-up. This function is enabled in the single-chip mode.
		RD		Read strobe output pin for the data bus. This function is enabled when the external bus is enabled.
10	12	P32	I	General I/O port with programmable pull-up. This function is enabled in the single-chip mode or when the WR/WRL pin output is disabled.
		WRL		Write strobe output pin for the data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is write-strobe output pin for the lower 8 bits of the data bus in 16-bit access. WR is write-strobe output pin for the 8 bits of the data bus in 8-bit access.
		WR		

(Continued)

# MB90435 Series

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
11	13	P33	I	General I/O port with programmable pull-up. This function is enabled in the single-chip mode, external bus 8-bit mode or when WRH pin output is disabled.
		WRH		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.
12	14	P34	I	General I/O port with programmable pull-up. This function is enabled in the single-chip mode or when the hold function is disabled.
		HRQ		Hold request input pin. This function is enabled when both the external bus and the hold functions are enabled.
13	15	P35	I	General I/O port with programmable pull-up. This function is enabled in the single-chip mode or when the hold function is disabled.
		HAK		Hold acknowledge output pin. This function is enabled when both the external bus and the hold functions are enabled.
14	16	P36	I	General I/O port with programmable pull-up. This function is enabled in the single-chip mode or when the external ready function is disabled.
		RDY		Ready input pin. This function is enabled when both the external bus and the external ready functions are enabled.
15	17	P37	H	General I/O port with programmable pull-up. This function is enabled in the single-chip mode or when the CLK output is disabled.
		CLK		CLK output pin. This function is enabled when both the external bus and CLK outputs are enabled.
16	18	P40	G	General I/O port. This function is enabled when UART0 disables the serial data output.
		SOT0		Serial data output pin for UART0. This function is enabled when UART0 enables the serial data output.
17	19	P41	G	General I/O port. This function is enabled when UART0 disables serial clock output.
		SCK0		Serial clock I/O pin for UART0. This function is enabled when UART0 enables the serial clock output.
18	20	P42	G	General I/O port. This function is always enabled.
		SIN0		Serial data input pin for UART0. Set the corresponding Port Direction Register to input if this function is used.
19	21	P43	G	General I/O port. This function is always enabled.
		SIN1		Serial data input pin for UART1. Set the corresponding Port Direction Register to input if this function is used.

(Continued)

# MB90435 Series

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
20	22	P44	G	General I/O port. This function is enabled when UART1 disables the clock output.
		SCK1		Serial clock pulse I/O pin for UART1. This function is enabled when UART1 enables the serial clock output.
22	24	P45	G	General I/O port. This function is enabled when UART1 disables the serial data output.
		SOT1		Serial data output pin for UART1. This function is enabled when UART1 enables the serial data output.
23	25	P46	G	General I/O port. This function is enabled when the Extended I/O serial interface disables the serial data output.
		SOT2		Serial data output pin for the Extended I/O serial interface. This function is enabled when the Extended I/O serial interface enables the serial data output.
24	26	P47	G	General I/O port. This function is enabled when the Extended I/O serial interface disables the clock output.
		SCK2		Serial clock pulse I/O pin for the Extended I/O serial interface . This function is enabled when the Extended I/O serial interface enables the Serial clock output.
26	28	P50	D	General I/O port. This function is always enabled.
		SIN2		Serial data input pin for the Extended I/O serial interface . Set the corresponding Port Direction Register to input if this function is used.
27 to 30	29 to 32	P51 to P54	D	General I/O port. This function is always enabled.
		INT4 to INT7		External interrupt request input pins for INT4 to INT7. Set the corresponding Port Direction Register to input if this function is used.
31	33	P55	D	General I/O port. This function is always enabled.
		ADTG		Trigger input pin for the A/D converter. Set the corresponding Port Direction Register to input if this function is used.
36 to 39	38 to 41	P60 to P63	E	General I/O port. This function is enabled when the analog input enable register specifies a port.
		AN0 to AN3		Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies A/D.
41 to 44	43 to 46	P64 to P67	E	General I/O port. The function is enabled when the analog input enable register specifies a port.
		AN4 to AN7		Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies A/D.
45	47	P56	D	General I/O port. This function is always enabled.
		TIN0		Event input pin for the 16-bit reload timers 0. Set the corresponding Port Direction Register to input if this function is used.

(Continued)

# MB90435 Series

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
46	48	P57	D	General I/O port. This function is enabled when the 16-bit reload timers 0 disables the output.
		TOT0		Output pin for the 16-bit reload timers 0. This function is enabled when the 16-bit reload timers 0 enables the output.
51 to 56	53 to 58	P70 to P75	D	General I/O ports. This function is always enabled.
		IN0 to IN5		Trigger input pins for input captures ICU0 to ICU5. Set the corresponding Port Direction Register to input if this function is used.
57 , 58	59 , 60	P76 , P77	D	General I/O ports. This function is enabled when the OCU disables the waveform output.
		OUT2 , OUT3		Event output pins for output compares OCU2 and OCU3. This function is enabled when the OCU enables the waveform output.
		IN6 , IN7		Trigger input pins for input captures ICU6 and ICU7. Set the corresponding Port Direction Register to input and disable the OCU waveform output if this function is used.
59 , 62	61 to 64	P80 to P83	D	General I/O ports. This function is enabled when 8/16-bit PPG disables the waveform output.
		PPG0 to PPG3		Output pins for 8/16-bit PPGs. This function is enabled when 8/16-bit PPG enables the waveform output.
63 , 64	65 , 66	P84 , P85	D	General I/O ports. This function is enabled when the OCU disables the waveform output.
		OUT0 , OUT1		Waveform output pins for output compares OCU0 and OCU1. This function is enabled when the OCU enables the waveform output.
65	67	P86	D	General I/O port. This function is always enabled.
		TIN1		Input pin for the 16-bit reload timers 1. Set the corresponding Port Direction Register to input if this function is used.
66	68	P87	D	General I/O port. This function is enabled when the 16-bit reload timers 0 disables the output.
		TOT1		Output pin for the 16-bit reload timers 1. This function is enabled when the 16-bit reload timers 1 enables the output.
67 to 70	69 to 72	P90 to P93	D	General I/O port. This function is always enabled.
		INT0 to INT3		External interrupt request input pins for INT0 to INT3. Set the corresponding Port Direction Register to input if this function is used.
71	73	P94	D	General I/O port.

(Continued)

# MB90435 Series

(Continued)

Pin No.		Pin name	Circuit type	Function
LQFP <sup>*2</sup>	QFP <sup>*1</sup>			
72	74	P95	D	General I/O port.
73	75	P96	D	General I/O port.
74	76	P97	D	General I/O port.
76	78	PA0	D	General I/O port.
32	34	AV <sub>CC</sub>	Power supply	Power supply pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AV <sub>CC</sub> is applied to V <sub>CC</sub> .
35	37	AV <sub>SS</sub>	Power supply	Power supply pin for the A/D Converter.
33	35	AVRH	Power supply	External reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV <sub>CC</sub> .
34	36	AVRL	Power supply	External reference voltage input pin for the A/D Converter.
47 48	49 50	MD0 MD1	C	Input pins for specifying the operating mode. The pins must be directly connected to V <sub>CC</sub> or V <sub>SS</sub> .
49	51	MD2	F	Input pin for specifying the operating mode. The pin must be directly connected to V <sub>CC</sub> or V <sub>SS</sub> .
25	27	C	—	Power supply stabilization capacitor pin. It should be connected externally to an 0.1 μF ceramic capacitor.
21, 82	23, 84	V <sub>CC</sub>	Power supply	Input pin for power supply (5.0 V) .
9, 40, 79	11, 42, 81	V <sub>SS</sub>	Power supply	Input pin for power supply (0.0 V) .

\*1 : FPT-100P-M06

\*2 : FPT-100P-M20

## ■ I/O CIRCUIT TYPE

Circuit type	Diagram	Remarks
A	<p>X1,X1A</p> <p>X0,X0A</p> <p>Hard, soft standby control</p>	<ul style="list-style-type: none"> <li>High-speed oscillation feedback resistor : 1 MΩ approx.</li> <li>Low-speed oscillation feedback resistor : 10 MΩ approx.</li> </ul>
B	<p>R (Pull-up)</p> <p>R</p> <p>HYS input</p>	<ul style="list-style-type: none"> <li>Hysteresis input</li> <li>Pull-up resistor : 50 kΩ approx.</li> </ul>
C	<p>R</p> <p>HYS input</p>	<ul style="list-style-type: none"> <li>Hysteresis input</li> </ul>
D	<p>Vcc</p> <p>P-ch</p> <p>N-ch</p> <p>R</p> <p>HYS input</p>	<ul style="list-style-type: none"> <li>CMOS level output</li> <li>CMOS Hysteresis input</li> </ul>



(Continued)

# MB90435 Series

Circuit type	Diagram	Remarks
E		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS Hysteresis input</li> <li>• Analog input</li> </ul>
F		<ul style="list-style-type: none"> <li>• Hysteresis input</li> <li>• Pull-down Resistor : 50 kΩ approx. (except FLASH devices)</li> </ul>
G		<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS Hysteresis input</li> <li>• TTL level input (FLASH devices in FLASH writer mode only)</li> </ul>

(Continued)

(Continued)

Circuit type	Diagram	Remarks
H		<ul style="list-style-type: none"> <li>CMOS level output</li> <li>CMOS Hysteresis input</li> <li>Programmable pull-up resistor : 50 kΩ approx.</li> </ul>
I		<ul style="list-style-type: none"> <li>CMOS level output</li> <li>CMOS Hysteresis input</li> <li>TTL level input (FLASH devices in FLASH writer mode only)</li> <li>Programmable pull-up resistor : 50 kΩ approx.</li> </ul>

# MB90435 Series

## ■ HANDLING DEVICES

### (1) Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{CC}$  and  $V_{SS}$ .
- The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, care must also be taken in not allowing the analog power-supply voltage ( $AV_{CC}$ ,  $AV_{RH}$ ) to exceed the digital power-supply voltage.

### (2) Handling unused pins


Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefor they must be pulled up or pulled down through resistors. In this case those resistors should be more than  $2\text{ k}\Omega$ .

Unused bi-directional pins should be set to the output state and can be left open, or the input state with the above described connection.

### (3) Using external clock

To use external clock, drive X0 pin only and leave X1 pin unconnected.

Below is a diagram of how to use external clock.



### (4) Use of the sub-clock


Use one clock system parts when the sub-clock is not used. In that case, pull-down the pin X0A and leave the pin X1A open. When using two clock system parts, a 32 kHz oscillator has to be connected to the X0A and X1A pins.

### (5) Power supply pins ( $V_{CC}/V_{SS}$ )

In products with multiple  $V_{CC}$  or  $V_{SS}$  pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect  $V_{CC}$  and  $V_{SS}$  pins via the lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around  $0.1\text{ }\mu\text{F}$  between  $V_{CC}$  and  $V_{SS}$  pins near the device.



## (6) Pull-up/down resistors

The MB90435 Series does not support internal pull-up/down resistors (except Port0 – Port3 : pull-up resistors) . Use external components where needed.

## (7) Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via the shortest distances from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuits do not cross the lines of other circuits. It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

## (8) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AV<sub>CC</sub>, AVR<sub>H</sub>, AV<sub>RL</sub>) and analog inputs (AN0 to AN7) after turning-on the digital power supply (V<sub>CC</sub>) .

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVR<sub>H</sub> or AV<sub>CC</sub> (turning on/off the analog and digital power supplies simultaneously is acceptable) .

## (9) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AV<sub>CC</sub> = V<sub>CC</sub>, AV<sub>SS</sub> = AVR<sub>H</sub> = V<sub>SS</sub>.

## (10) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

## (11) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50  $\mu$ s or more (0.2 V to 2.7 V) .

## (12) Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

## (13) Directions of “DIV A, Ri” and “DIVW A, RWi” instructions

In the Signed multiplication and division instructions (“DIV A, Ri” and “DIVW A, RWi”) , the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in “00H”.

If the values of the corresponding bank registers (DTB, ADB, USB, SSB) are set to other than “00H”, the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

## (14) Using REALOS


The use of EI<sup>2</sup>OS is not possible with the REALOS real time operating system.

## (15) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

# MB90435 Series

## ■ BLOCK DIAGRAM



## ■ MEMORY MAP

The memory space of the MB90435 Series is shown below.

MB90V540G	MB90F437L (S)	MB90F438L (S)/438L (S)	MB90F439 (S) /439 (S)
FFFFFH	FFFFFH	FFFFFH	FFFFFH
FF0000H	FF0000H	FF0000H	FF0000H
FEFFFFH			FEFFFFH
FE0000H	ROM (FF bank)	ROM (FF bank)	ROM (FF bank)
FDFFFFH	ROM (FE bank)	ROM (FE bank)	ROM (FE bank)
FD0000H	External	External	External
FCFFFFH	ROM (FD bank)	External	ROM (FD bank)
FC0000H	ROM (FC bank)	External	ROM (FC bank)
00FFFFFFH	External	External	External
004000H	ROM (Image of FF bank)	ROM (Image of FF bank)	ROM (Image of FF bank)
003FFFH	Peripheral	Peripheral	Peripheral
003900H	External	External	External
0020FFH		External	External
001FF5H	ROM correction		
001FF0H			
000100H	RAM 8 K	RAM 2 K	RAM 4 K
0000BFH	External	External	External
000000H	Peripheral	Peripheral	Peripheral

Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits address are the same, the table in ROM can be referenced without using the "far" specification in the pointer declaration.

For example, an attempt to access  $00C000H$  accesses the value at  $FFC000H$  in ROM. The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00. The image between  $FF4000H$  and  $FFFFFH$  is visible in bank 00, while the image between  $FF0000H$  and  $FF3FFFH$  is visible only in bank FF.

# MB90435 Series

## ■ I/O MAP

Address	Register	Abbreviation	Access	Resource name	Initial value
00 <sub>H</sub>	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX <sub>B</sub>
01 <sub>H</sub>	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX <sub>B</sub>
02 <sub>H</sub>	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXX <sub>B</sub>
03 <sub>H</sub>	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXX <sub>B</sub>
04 <sub>H</sub>	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXX <sub>B</sub>
05 <sub>H</sub>	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXX <sub>B</sub>
06 <sub>H</sub>	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXX <sub>B</sub>
07 <sub>H</sub>	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXX <sub>B</sub>
08 <sub>H</sub>	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXX <sub>B</sub>
09 <sub>H</sub>	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXX <sub>B</sub>
0A <sub>H</sub>	Port A data register	PDRA	R/W	Port A	-----X <sub>B</sub>
0B <sub>H</sub> to 0F <sub>H</sub>	Reserved				
10 <sub>H</sub>	Port 0 direction register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
11 <sub>H</sub>	Port 1 direction register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0 <sub>B</sub>
12 <sub>H</sub>	Port 2 direction register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0 <sub>B</sub>
13 <sub>H</sub>	Port 3 direction register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0 <sub>B</sub>
14 <sub>H</sub>	Port 4 direction register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0 <sub>B</sub>
15 <sub>H</sub>	Port 5 direction register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0 <sub>B</sub>
16 <sub>H</sub>	Port 6 direction register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0 <sub>B</sub>
17 <sub>H</sub>	Port 7 direction register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0 <sub>B</sub>
18 <sub>H</sub>	Port 8 direction register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0 <sub>B</sub>
19 <sub>H</sub>	Port 9 direction register	DDR9	R/W	Port 9	0 0 0 0 0 0 0 0 <sub>B</sub>
1A <sub>H</sub>	Port A direction register	DDRA	R/W	Port A	-----0 <sub>B</sub>
1B <sub>H</sub>	Analog Input Enable register	ADER	R/W	Port 6, A/D	1 1 1 1 1 1 1 1 <sub>B</sub>
1C <sub>H</sub>	Port 0 pull-up control register	PUCR0	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
1D <sub>H</sub>	Port 1 pull-up control register	PUCR1	R/W	Port 1	0 0 0 0 0 0 0 0 <sub>B</sub>
1E <sub>H</sub>	Port 2 pull-up control register	PUCR2	R/W	Port 2	0 0 0 0 0 0 0 0 <sub>B</sub>
1F <sub>H</sub>	Port 3 pull-up control register	PUCR3	R/W	Port 3	0 0 0 0 0 0 0 0 <sub>B</sub>
20 <sub>H</sub>	Serial Mode Control Register 0	UMC0	R/W	UART0	0 0 0 0 0 1 0 0 <sub>B</sub>
21 <sub>H</sub>	Serial Status Register 0	USR0	R/W		0 0 0 1 0 0 0 0 <sub>B</sub>
22 <sub>H</sub>	Serial input data register 0/ Serial output data register 0	UIDR0/ UODR0	R/W		XXXXXXXX <sub>B</sub>
23 <sub>H</sub>	Rate and data register 0	URD0	R/W		0 0 0 0 0 0 0 X <sub>B</sub>

(Continued)

# MB90435 Series

Address	Register	Abbreviation	Access	Resource name	Initial value
24H	Serial mode register 1	SMR1	R/W	UART1	0 0 0 0 0 0 0B
25H	Serial control register 1	SCR1	R/W		0 0 0 0 1 0 0B
26H	Serial input data register 1/ Serial output data register 1	SIDR1/ SODR1	R/W		XXXXXXXXB
27H	Serial status register 1	SSR1	R/W		0 0 0 0 1_0 0B
28H	UART1 prescaler control register	U1CDCR	R/W		0_ _ 1 1 1 1B
29H	Serial Edge select register	SES1	R/W		-----0B
2AH	Prohibited				
2BH	Serial I/O prescaler	SCDCR	R/W	Extended I/O Serial Interface	0_ _ 1 1 1 1B
2CH	Serial mode control register	SMCS	R/W		---_0 0 0 0B
2DH	Serial mode control register	SMCS	R/W		0 0 0 0 0 0 1 0B
2EH	Serial data register	SDR	R/W		XXXXXXXXB
2FH	Serial Edge select register	SES2	R/W		-----0B
30H	External interrupt enable register	ENIR	R/W	External Interrupt	0 0 0 0 0 0 0B
31H	External interrupt request register	EIRR	R/W		XXXXXXXXB
32H	External interrupt level register	ELVR	R/W		0 0 0 0 0 0 0B
33H	External interrupt level register	ELVR	R/W		0 0 0 0 0 0 0B
34H	A/D control status register 0	ADCS0	R/W	A/D Converter	0 0 0 0 0 0 0B
35H	A/D control status register 1	ADCS1	R/W		0 0 0 0 0 0 0B
36H	A/D data register 0	ADCR0	R		XXXXXXXXB
37H	A/D data register 1	ADCR1	R/W		0 0 0 0 1 _ XXB
38H	PPG0 operation mode control register	PPGC0	R/W	16-bit Programmable Pulse Generator 0/1	0 _ 0 0 _ _ 1B
39H	PPG1 operation mode control register	PPGC1	R/W		0 _ 0 0 0 0 1B
3AH	PPG0/1 clock selection register	PPG01	R/W		0 0 0 0 0 _ _B
3BH	Prohibited				
3CH	PPG2 operation mode control register	PPGC2	R/W	16-bit Programmable Pulse Generator 2/3	0 _ 0 0 _ _ 1B
3DH	PPG3 operation mode control register	PPGC3	R/W		0 _ 0 0 0 0 1B
3EH	PPG2/3 Clock Selection Register	PPG23	R/W		0 0 0 0 0 _ _B
3FH	Prohibited				
40H	PPG4 operation mode control register	PPGC4	R/W	16-bit Programmable Pulse Generator 4/5	0 _ 0 0 0 _ _ 1B
41H	PPG5 operation mode control register	PPGC5	R/W		0 _ 0 0 0 0 1B
42H	PPG4/5 clock selection register	PPG45	R/W		0 0 0 0 0 _ _B
43H	Prohibited				
44H	PPG6 operation mode control register	PPGC6	R/W	16-bit Programmable Pulse Generator 6/7	0 _ 0 0 0 _ _ 1B
45H	PPG7 operation mode control register	PPGC7	R/W		0 _ 0 0 0 0 1B
46H	PPG6/7 clock selection register	PPG67	R/W		0 0 0 0 0 _ _B

(Continued)

# MB90435 Series

Address	Register	Abbreviation	Access	Resource name	Initial value
47 <sub>H</sub> to 4B <sub>H</sub>	Prohibited				
4C <sub>H</sub>	Input capture control status register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 <sub>B</sub>
4D <sub>H</sub>	Input capture control status register 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 <sub>B</sub>
4E <sub>H</sub>	Input capture control status register 4/5	ICS45	R/W	Input Capture 4/5	0 0 0 0 0 0 0 <sub>B</sub>
4F <sub>H</sub>	Input capture control status register 6/7	ICS67	R/W	Input Capture 6/7	0 0 0 0 0 0 0 <sub>B</sub>
50 <sub>H</sub>	Timer control status register 0	TMCSR0	R/W		0 0 0 0 0 0 0 <sub>B</sub>
51 <sub>H</sub>	Timer control status register 0	TMCSR0	R/W		--- 0 0 0 0 <sub>B</sub>
52 <sub>H</sub>	Timer register 0/reload register 0	TMR0/ TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX <sub>B</sub>
53 <sub>H</sub>	Timer register 0/reload register 0	TMR0/ TMRLR0	R/W		XXXXXXXX <sub>B</sub>
54 <sub>H</sub>	Timer control status register 1	TMCSR1	R/W	16-bit Reload Timer 1	0 0 0 0 0 0 0 <sub>B</sub>
55 <sub>H</sub>	Timer control status register 1	TMCSR1	R/W		--- 0 0 0 0 <sub>B</sub>
56 <sub>H</sub>	Timer register 1/reload register 1	TMR1/ TMRLR1	R/W		XXXXXXXX <sub>B</sub>
57 <sub>H</sub>	Timer register 1/reload register 1	TMR1/ TMRLR1	R/W		XXXXXXXX <sub>B</sub>
58 <sub>H</sub>	Output compare control status register 0	OCS0	R/W	Output Compare 0/1	0 0 0 0 _ _ 0 <sub>B</sub>
59 <sub>H</sub>	Output compare control status register 1	OCS1	R/W		--- 0 0 0 0 0 <sub>B</sub>
5A <sub>H</sub>	Output compare control status register 2	OCS2	R/W	Output Compare 2/3	0 0 0 0 _ _ 0 <sub>B</sub>
5B <sub>H</sub>	Output compare control status register 3	OCS3	R/W		--- 0 0 0 0 0 <sub>B</sub>
5C <sub>H</sub> to 6B <sub>H</sub>	Prohibited				
6C <sub>H</sub>	Timer Counter Data register	TCDT	R/W	I/O Timer	0 0 0 0 0 0 0 <sub>B</sub>
6D <sub>H</sub>	Timer Counter Data register	TCDT	R/W		0 0 0 0 0 0 0 <sub>B</sub>
6E <sub>H</sub>	Timer Counter Control status register	TCCS	R/W		0 0 0 0 0 0 0 <sub>B</sub>
6F <sub>H</sub>	ROM mirror function selection register	ROMM	R/W	ROM Mirror	----- 1 <sub>B</sub>
70 <sub>H</sub> to 7F <sub>H</sub>	Reserved				
80 <sub>H</sub> to 8F <sub>H</sub>	Reserved				
90 <sub>H</sub> to 9D <sub>H</sub>	Prohibited				
9E <sub>H</sub>	Program address detection control status register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 <sub>B</sub>
9F <sub>H</sub>	Delayed interrupt/release register	DIRR	R/W	Delayed Interrupt	----- 0 <sub>B</sub>
A0 <sub>H</sub>	Low-power mode control register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 0 <sub>B</sub>
A1 <sub>H</sub>	Clock selection register	CKSCR	R/W	Low Power Controller	1 1 1 1 1 1 0 0 <sub>B</sub>

(Continued)

# MB90435 Series

Address	Register	Abbreviation	Access	Resource name	Initial value
A2 <sub>H</sub> to A4 <sub>H</sub>	Prohibited				
A5 <sub>H</sub>	Automatic ready function select register	ARSR	W	External Memory Access	0011__00 <sub>B</sub>
A6 <sub>H</sub>	External address output control register	HACR	W		000000000 <sub>B</sub>
A7 <sub>H</sub>	Bus control signal selection register	ECSR	W		0000000_B
A8 <sub>H</sub>	Watchdog Timer control register	WDTC	R/W	Watchdog Timer	XXXXX 111 <sub>B</sub>
A9 <sub>H</sub>	Time Base Timer Control register	TBTC	R/W	Time Base Timer	1 - - 00100 <sub>B</sub>
AA <sub>H</sub>	Watch timer control register	WTC	R/W	Watch Timer	1X0000000 <sub>B</sub>
AB <sub>H</sub> to AD <sub>H</sub>	Prohibited				
AE <sub>H</sub>	Flash memory control status register (Flash only, otherwise reserved)	FMCS	R/W	Flash Memory	000X0000 <sub>B</sub>
AF <sub>H</sub>	Prohibited				
B0 <sub>H</sub>	Interrupt control register 00	ICR00	R/W	Interrupt controller	00000111 <sub>B</sub>
B1 <sub>H</sub>	Interrupt control register 01	ICR01	R/W		00000111 <sub>B</sub>
B2 <sub>H</sub>	Interrupt control register 02	ICR02	R/W		00000111 <sub>B</sub>
B3 <sub>H</sub>	Interrupt control register 03	ICR03	R/W		00000111 <sub>B</sub>
B4 <sub>H</sub>	Interrupt control register 04	ICR04	R/W		00000111 <sub>B</sub>
B5 <sub>H</sub>	Interrupt control register 05	ICR05	R/W		00000111 <sub>B</sub>
B6 <sub>H</sub>	Interrupt control register 06	ICR06	R/W		00000111 <sub>B</sub>
B7 <sub>H</sub>	Interrupt control register 07	ICR07	R/W		00000111 <sub>B</sub>
B8 <sub>H</sub>	Interrupt control register 08	ICR08	R/W		00000111 <sub>B</sub>
B9 <sub>H</sub>	Interrupt control register 09	ICR09	R/W		00000111 <sub>B</sub>
BA <sub>H</sub>	Interrupt control register 10	ICR10	R/W		00000111 <sub>B</sub>
BB <sub>H</sub>	Interrupt control register 11	ICR11	R/W		00000111 <sub>B</sub>
BC <sub>H</sub>	Interrupt control register 12	ICR12	R/W		00000111 <sub>B</sub>
BD <sub>H</sub>	Interrupt control register 13	ICR13	R/W		00000111 <sub>B</sub>
BE <sub>H</sub>	Interrupt control register 14	ICR14	R/W		00000111 <sub>B</sub>
BF <sub>H</sub>	Interrupt control register 15	ICR15	R/W		00000111 <sub>B</sub>
C0 <sub>H</sub> to FF <sub>H</sub>	External				

(Continued)

# MB90435 Series

<b>Address</b>	<b>Register</b>	<b>Abbreviation</b>	<b>Access</b>	<b>Resource name</b>	<b>Initial value</b>
1FF0H	Program address detection register 0	PADR0	R/W	Address Match Detection Function	XXXXXXXXX <sub>B</sub>
1FF1H	Program address detection register 0	PADR0	R/W		XXXXXXXXX <sub>B</sub>
1FF2H	Program address detection register 0	PADR0	R/W		XXXXXXXXX <sub>B</sub>
1FF3H	Program address detection register 1	PADR1	R/W		XXXXXXXXX <sub>B</sub>
1FF4H	Program address detection register 1	PADR1	R/W		XXXXXXXXX <sub>B</sub>
1FF5H	Program address detection register 1	PADR1	R/W		XXXXXXXXX <sub>B</sub>
3900H	Reload L	PRLL0	R/W	16-bit Programmable Pulse Generator 0/1	XXXXXXXXX <sub>B</sub>
3901H	Reload H	PRLH0	R/W		XXXXXXXXX <sub>B</sub>
3902H	Reload L	PRLL1	R/W		XXXXXXXXX <sub>B</sub>
3903H	Reload H	PRLH1	R/W		XXXXXXXXX <sub>B</sub>
3904H	Reload L	PRLL2	R/W	16-bit Programmable Pulse Generator 2/3	XXXXXXXXX <sub>B</sub>
3905H	Reload H	PRLH2	R/W		XXXXXXXXX <sub>B</sub>
3906H	Reload L	PRLL3	R/W		XXXXXXXXX <sub>B</sub>
3907H	Reload H	PRLH3	R/W		XXXXXXXXX <sub>B</sub>
3908H	Reload L	PRLL4	R/W	16-bit Programmable Pulse Generator 4/5	XXXXXXXXX <sub>B</sub>
3909H	Reload H	PRLH4	R/W		XXXXXXXXX <sub>B</sub>
390AH	Reload L	PRLL5	R/W		XXXXXXXXX <sub>B</sub>
390BH	Reload H	PRLH5	R/W		XXXXXXXXX <sub>B</sub>
390CH	Reload L	PRLL6	R/W	16-bit Programmable Pulse Generator 6/7	XXXXXXXXX <sub>B</sub>
390DH	Reload H	PRLH6	R/W		XXXXXXXXX <sub>B</sub>
390EH	Reload L	PRLL7	R/W		XXXXXXXXX <sub>B</sub>
390FH	Reload H	PRLH7	R/W		XXXXXXXXX <sub>B</sub>
3910H to 3917H				Reserved	
3918H	Input Capture Register 0	IPCP0	R	Input Capture 0/1	XXXXXXXXX <sub>B</sub>
3919H	Input Capture Register 0	IPCP0	R		XXXXXXXXX <sub>B</sub>
391AH	Input Capture Register 1	IPCP1	R		XXXXXXXXX <sub>B</sub>
391BH	Input Capture Register 1	IPCP1	R		XXXXXXXXX <sub>B</sub>
391CH	Input Capture Register 2	IPCP2	R	Input Capture 2/3	XXXXXXXXX <sub>B</sub>
391DH	Input Capture Register 2	IPCP2	R		XXXXXXXXX <sub>B</sub>
391EH	Input Capture Register 3	IPCP3	R		XXXXXXXXX <sub>B</sub>
391FH	Input Capture Register 3	IPCP3	R		XXXXXXXXX <sub>B</sub>

(Continued)

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value	
3920 <sub>H</sub>	Input Capture Register 4	IPCP4	R	Input Capture 4/5	XXXXXXXX <sub>B</sub>	
3921 <sub>H</sub>	Input Capture Register 4	IPCP4	R		XXXXXXXX <sub>B</sub>	
3922 <sub>H</sub>	Input Capture Register 5	IPCP5	R		XXXXXXXX <sub>B</sub>	
3923 <sub>H</sub>	Input Capture Register 5	IPCP5	R		XXXXXXXX <sub>B</sub>	
3924 <sub>H</sub>	Input Capture Register 6	IPCP6	R	Input Capture 6/7	XXXXXXXX <sub>B</sub>	
3925 <sub>H</sub>	Input Capture Register 6	IPCP6	R		XXXXXXXX <sub>B</sub>	
3926 <sub>H</sub>	Input Capture Register 7	IPCP7	R		XXXXXXXX <sub>B</sub>	
3927 <sub>H</sub>	Input Capture Register 7	IPCP7	R		XXXXXXXX <sub>B</sub>	
3928 <sub>H</sub>	Output Compare Register 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXX <sub>B</sub>	
3929 <sub>H</sub>	Output Compare Register 0	OCCP0	R/W		XXXXXXXX <sub>B</sub>	
392A <sub>H</sub>	Output Compare Register 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>	
392B <sub>H</sub>	Output Compare Register 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>	
392C <sub>H</sub>	Output Compare Register 2	OCCP2	R/W	Output Compare 2/3	XXXXXXXX <sub>B</sub>	
392D <sub>H</sub>	Output Compare Register 2	OCCP2	R/W		XXXXXXXX <sub>B</sub>	
392E <sub>H</sub>	Output Compare Register 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>	
392F <sub>H</sub>	Output Compare Register 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>	
3930 <sub>H</sub> to 39FF <sub>H</sub>	Reserved					
3A00 <sub>H</sub> to 3AFF <sub>H</sub>	Reserved					
3B00 <sub>H</sub> to 3BFF <sub>H</sub>	Reserved					
3C00 <sub>H</sub> to 3CFF <sub>H</sub>	Reserved					
3D00 <sub>H</sub> to 3DFF <sub>H</sub>	Reserved					
3E00 <sub>H</sub> to 3FFF <sub>H</sub>	Reserved					

- Read/write notation

R/W : Reading and writing permitted

R : Read-only

W : Write-only

- Initial value notation

0 : Initial value is "0".

1 : Initial value is "1".

X : Initial value is undefined.

Note : Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading "X".



\*1 : The interrupt request flag is cleared by the EI<sup>2</sup>OS interrupt clear signal.

\*2 : The interrupt request flag is cleared by the EI<sup>2</sup>OS interrupt clear signal. A stop request is available.

Notes : • N/A : The interrupt request flag is not cleared by the EI<sup>2</sup>OS interrupt clear signal.


- For a peripheral module with two interrupt causes for a single interrupt number, both interrupt request flags are cleared by the EI<sup>2</sup>OS interrupt clear signal.
- At the end of EI<sup>2</sup>OS, the EI<sup>2</sup>OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the EI<sup>2</sup>OS and in the meantime another interrupt flag is set by a hardware event, the later event is lost because the flag is cleared by the EI<sup>2</sup>OS clear signal caused by the first event. So it is recommended not to use the EI<sup>2</sup>OS for this interrupt number.
- If EI<sup>2</sup>OS is enabled, EI<sup>2</sup>OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same EI<sup>2</sup>OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the EI<sup>2</sup>OS, the other interrupt should be disabled.



(Continued)

- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits :

- **Input/Output Equivalent circuits**



Note : Average output current = operating current × operating efficiency

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# MB90435 Series

## 2. Recommended Conditions

(V<sub>ss</sub> = AV<sub>ss</sub> = 0.0 V)

Parameter	Symbol	Value			Units	Remarks
		Min	Typ	Max		
Power supply voltage	V <sub>cc</sub> , AV <sub>cc</sub>	4.5	5.0	5.5	V	Under normal operation : MB90F439 (S) /439 (S) /V540G
		3.5	5.0	5.5	V	Under normal operation : MB90F438L (S) /437L (S) /438L (S)
		3.0	—	5.5	V	Maintain RAM data in stop mode
Smooth capacitor	C <sub>s</sub>	0.022	0.1	1.0	μF	*
Operating temperature	T <sub>A</sub>	-40	—	+105	°C	


\*: Use a ceramic capacitor or a capacitor of better 4. AC characteristics. The V<sub>cc</sub> Capacitor should be greater than this capacitor.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.  
Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

- C Pin Connection Diagram



### 3. DC Characteristics

(MB90F438L (S) /437L (S) /438L (S) :  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

(MB90F439 (S) /439 (S) /V540G :  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Units	Remarks
				Min	Typ	Max		
Input H voltage	$V_{IHS}$	CMOS hysteresis input pin	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	
	$V_{IH}$	TTL input pin	—	2.0	—	—	V	
	$V_{IHM}$	MD input pin	—	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	
Input L voltage	$V_{ILS}$	CMOS hysteresis input pin	—	$V_{CC} - 0.3$	—	0.2 $V_{CC}$	V	
	$V_{IL}$	TTL input pin	—	—	—	0.8	V	
	$V_{ILM}$	MD input pin	—	$V_{SS} - 0.3$	—	$V_{CC} + 0.3$	V	
Output H voltage	$V_{OH}$	All output pins	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -4.0 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Output L voltage	$V_{OL}$	All output pins	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 4.0 \text{ mA}$	—	—	0.4	V	
Input leak current	$I_{IL}$	—	$V_{CC} = 5.5 \text{ V}$ , $V_{SS} < V_I < V_{CC}$	-5	—	5	$\mu\text{A}$	
Pull-up resistance	$R_{UP}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, RST	—	25	50	100	k $\Omega$	
Pull-down resistance	$R_{DO}_{WN}$	MD2	—	25	50	100	k $\Omega$	

(Continued)

# MB90435 Series

(Continued)

(MB90F438L (S) /437L (S) /438L (S) :  $V_{CC} = 3.5$  V to  $5.5$  V,  $V_{SS} = AV_{SS} = 0.0$  V,  $T_A = -40$  °C to  $+105$  °C)

(MB90F439 (S) /439 (S) /V540G :  $V_{CC} = 5.0$  V ± 10%,  $V_{SS} = AV_{SS} = 0.0$  V,  $T_A = -40$  °C to  $+105$  °C)

Parameter	Symbol	Pin name	Condition	Value			Units	Remarks	
				Min	Typ	Max			
Power supply current*	I <sub>CC</sub>	V <sub>CC</sub>	Internal frequency : 16 MHz, At normal operating	—	40	55	mA		
	I <sub>CCS</sub>		Internal frequency : 16 MHz, At Flash programming/erasing	—	50	70	mA	Flash device	
	I <sub>CCTS</sub>		Internal frequency : 16 MHz, At sleep mode	—	12	20	mA		
	I <sub>CCL</sub>		V <sub>CC</sub> = 5.0 V ± 1%, Internal frequency : 2 MHz, At pseudo timer mode	—	300	600	μA		
				—	600	1100	μA	MB90F348L (S)	
				—	200	400	μA	MB90437L (S) / 438L (S)	
	I <sub>CCLS</sub>		Internal frequency : 8 kHz, At sub operation, $T_A = 25$ °C	—	400	750	μA	MB90F438L (S)	
				—	50	100	μA	Mask ROM	
				—	150	300	μA	Flash device	
	I <sub>CCCT</sub>		Internal frequency : 8 kHz, At sub sleep, $T_A = 25$ °C	—	15	40	μA		
	I <sub>CCH1</sub>		Internal frequency : 8 kHz, At timer mode, $T_A = 25$ °C	—	7	25	μA		
	I <sub>CCH2</sub>		At stop, $T_A = 25$ °C	—	5	20	μA		
	Input capacity	C <sub>IN</sub>	Other than AV <sub>CC</sub> , AV <sub>SS</sub> , AVRH, AVRL, C, V <sub>CC</sub> , V <sub>SS</sub>	—		—	5	15 pF	

\* : The power supply current testing conditions are when using the external clock.

## 4. AC Characteristics


### (1) Clock Timing

(MB90F438L (S) /437L (S) /438L (S) : V<sub>CC</sub> = 3.5 V to 5.5 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

(MB90F439 (S) /439 (S) /V540G : V<sub>CC</sub> = 5.0 V ± 10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)


Parameter	Symbol	Pin name	Value			Units	Remarks
			Min	Typ	Max		
Oscillation frequency	f <sub>C</sub>	X0, X1	3	—	16	MHz	V <sub>CC</sub> = 5.0 V ± 10%
			3	—	5	MHz	V <sub>CC</sub> < 4.5 (MB90F438L (S) / 437L (S) / 438L (S))
	f <sub>CL</sub>	X0A, X1A	—	32.768	—	kHz	
Oscillation cycle time	t <sub>CY</sub> L	X0, X1	62.5	—	333	ns	V <sub>CC</sub> = 5.0 V ± 10%
			200	—	333	ns	V <sub>CC</sub> < 4.5 (MB90F438L (S) / 437L (S) / 438L (S))
	t <sub>LCY</sub> L	X0A, X1A	—	30.5	—	μs	
Input clock pulse width	P <sub>WH</sub> , P <sub>WL</sub>	X0	10	—	—	ns	Duty ratio is about 30% to 70%.
	P <sub>WLH</sub> , P <sub>WLL</sub>	X0A	—	15.2	—	μs	
Input clock rise and fall time	t <sub>CR</sub> , t <sub>CF</sub>	X0	—	—	5	ns	When using external clock
Machine clock frequency	f <sub>CP</sub>	—	1.5	—	16	MHz	When using main clock
	f <sub>LCP</sub>	—	—	8.192	—	kHz	When using sub-clock
Machine clock cycle time	t <sub>CP</sub>	—	62.5	—	666	ns	When using main clock
	t <sub>LCP</sub>	—	—	122.1	—	μs	When using sub-clock

- Clock Timing




# MB90435 Series

- **Guaranteed PLL operation range**




- **External clock frequency and Machine clock frequency**



AC characteristics are set to the measured reference voltage values below.

- **Input signal waveform**

**Hysteresis Input Pin**




**TTL Input Pin**



- **Output signal waveform**

**Output Pin**




# MB90435 Series

## (2) Clock Output Timing

(MB90F438L (S) /437L (S) /438L (S) :  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

(MB90F439 (S) /439 (S) /V540G :  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Cycle time	t <sub>CYC</sub>	CLK	$V_{CC} = 5 \text{ V} \pm 10\%$	62.5	—	ns	
CLK↑ → CLK↓	t <sub>CHCL</sub>			20	—	ns	



## (3) Reset and Hardware Standby Input Timing

(MB90F438L (S) /437L (S) /438L (S) :  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

(MB90F439 (S) /439 (S) /V540G :  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )


Parameter	Symbol	Pin name	Value		Units	Remarks
			Min	Max		
Reset input time	t <sub>RSTL</sub>	RST	4 t <sub>CP</sub>	—	ns	Under normal operation
			Oscillation time of oscillator + 4 t <sub>CP</sub>	—	ms	In stop mode
			100	—	μs	Pseudo timer mode (MB90437L (S) /438L (S))
			4 t <sub>CP</sub>	—	ns	Pseudo timer mode (Other than MB90437L (S) /438L (S))
			2 t <sub>CP</sub>	—	μs	In sub clock mode, sub sleep mode and watch mode
Hardware standby input time	t <sub>HSTL</sub>	HST	4 t <sub>CP</sub>	—	ns	Under normal operation

"t<sub>CP</sub>" represents one cycle time of the machine clock.


Oscillation time of oscillator is time that amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ns.

Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.

- Under normal operation, Pseudo timer mode, Sub clock mode, Sub sleep mode, Watch mode



- In stop mode



# MB90435 Series

## (4) Power On Reset

(MB90F438L (S) /437L (S) /438L (S) :  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )


(MB90F439 (S) /439 (S) /V540G :  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Power on rise time	$t_R$	$V_{CC}$	—	0.05	30	ms	*
Power off time	$t_{OFF}$	$V_{CC}$		50	—	ms	Due to repetitive operation

\* :  $V_{CC}$  must be kept lower than 0.2 V before power-on.

Notes : • The above values are used for creating a power-on reset.


- Some registers in the device are initialized only upon a power-on reset. To initialize these register, turn on the power supply using the above values.



Sudden changes in the power supply voltage may cause a power-on reset.

To change the power supply voltage while the device is in operation, it is recommended to raise the voltage smoothly to suppress fluctuations as shown below.

In this case, change the supply voltage with the PLL clock not used. If the voltage drop is 1 V or fewer per second, however, you can use the PLL clock.



## (5) Bus Timing (Read)


(MB90F438L (S) /437L (S) /438L (S) :  $V_{CC} = 3.5\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

(MB90F439 (S) /439 (S) /V540G :  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
ALE pulse width	$t_{LHLL}$	ALE	—	$t_{CP}/2 - 20$	—	ns	
Valid address→ALE↓time	$t_{AVLL}$	ALE, A16 to A23, AD00 to AD15		$t_{CP}/2 - 20$	—	ns	
ALE↓→Address valid time	$t_{LLAX}$	ALE, AD00 to AD15		$t_{CP}/2 - 15$	—	ns	
Valid address→RD↓time	$t_{AVRL}$	A16 to A23, AD00 to AD15, RD		$t_{CP} - 15$	—	ns	
Valid address→Valid data input	$t_{AVDV}$	A16 to A23, AD00 to AD15		—	$5 t_{CP}/2 - 60$	ns	
RD pulse width	$t_{RLRH}$	RD		$3 t_{CP}/2 - 20$	—	ns	
RD↓→Valid data input	$t_{RLDV}$	RD, AD00 to AD15		—	$3 t_{CP}/2 - 60$	ns	
RD↑→Data hold time	$t_{RHDX}$	RD, AD00 to AD15		0	—	ns	
RD↑→ALE↑time	$t_{RHLL}$	RD, ALE		$t_{CP}/2 - 15$	—	ns	
RD↑→Address valid time	$t_{RHAX}$	RD, A16 to A23		$t_{CP}/2 - 10$	—	ns	
Valid address→CLK↑time	$t_{AVCH}$	A16 to A23, AD00 to AD15, CLK		$t_{CP}/2 - 20$	—	ns	
RD↓→CLK↑time	$t_{RLCH}$	RD, CLK		$t_{CP}/2 - 20$	—	ns	
ALE↓→RD↓time	$t_{LLRL}$	ALE, RD		$t_{CP}/2 - 15$	—	ns	

# MB90435 Series

- Bus Timing (Read)




## (6) Bus Timing (Write)

(MB90F438L (S) /437L (S) /438L (S) :  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

(MB90F439 (S) /439 (S) /V540G :  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Valid address → $\overline{WR}$ ↓ time	$t_{AVWL}$	A16 to A23 AD00 to AD15, $\overline{WR}$	—	$t_{CP} - 15$	—	ns	
$\overline{WR}$ pulse width	$t_{WLWH}$	$\overline{WR}$		$3 t_{CP}/2 - 20$	—	ns	
Valid data output → $\overline{WR}$ ↑ time	$t_{DVWH}$	AD00 to AD15, $\overline{WR}$		$3 t_{CP}/2 - 20$	—	ns	
$\overline{WR}$ ↑ → Data hold time	$t_{WHDX}$	AD00 to AD15, $\overline{WR}$		20	—	ns	
$\overline{WR}$ ↑ → Address valid time	$t_{WHAX}$	A16 to A23, $\overline{WR}$		$t_{CP}/2 - 10$	—	ns	
$\overline{WR}$ ↑ → ALE↑ time	$t_{WHLH}$	$\overline{WR}$ , ALE		$t_{CP}/2 - 15$	—	ns	
$\overline{WR}$ ↑ → CLK↑ time	$t_{WLCH}$	$\overline{WR}$ , CLK		$t_{CP}/2 - 20$	—	ns	

### • Bus Timing (Write)



# MB90435 Series

## (7) Ready Input Timing


(MB90F438L (S) /437L (S) /438L (S) :  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

(MB90F439 (S) /439 (S) /V540G :  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
RDY setup time	t <sub>TRYHS</sub>	RDY	—	45	—	ns	
RDY hold time	t <sub>TRYHH</sub>	RDY		0	—	ns	

Note : If the RDY setup time is insufficient, use the auto-ready function.


### • Ready Input Timing






# MB90435 Series

- Internal Shift Clock Mode



- External Shift Clock Mode




## (10) Timer Input Timing

(MB90F438L (S) /437L (S) /438L (S) :  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

(MB90F439 (S) /439 (S) /V540G :  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$	TIN0, TIN1	—	4 t <sub>CP</sub>	—	ns	
	$t_{TIWL}$	IN0 to IN7					

- Timer Input Timing




## (11) Timer Output Timing

(MB90F438L (S) /437L (S) /438L (S) :  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

(MB90F439 (S) /439 (S) /V540G :  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
CLK↑→T <sub>OUT</sub> change time	$t_{TO}$	TOT0 to TOT1, PPG0 to PPG3	—	30	—	ns	

- Timer Output Timing



# MB90435 Series


## (12) Trigger Input Timing

(MB90F438L (S) /437L (S) /438L (S) :  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

(MB90F439 (S) /439 (S) /V540G :  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Units	Remarks
				Min	Max		
Input pulse width	$t_{TRGH}$	INT0 to INT7, ADTG	—	5 $\text{t}_{CP}$	—	ns	Under nomal operation
	$t_{TRGL}$			1	—	$\mu\text{s}$	In stop mode

### • Trigger Input Timing



## 5. A/D Converter

- Electrical Characteristics

( $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $3.0 \text{ V} \leq AVRH - AVRL$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Value			Units	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Conversion error	—	—	—	—	$\pm 5.0$	LSB	
Nonlinearity error	—	—	—	—	$\pm 2.5$	LSB	
Differential nonlinearity error	—	—	—	—	$\pm 1.9$	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN7	AVRL - 3.5 LSB	AVRL + 0.5 LSB	AVRL + 4.5 LSB	V	1 LSB = $(AVRH - AV_{SS})/1024$
Full scale transition voltage	$V_{FST}$	AN0 to AN7	AVRH - 6.5 LSB	AVRH - 1.5 LSB	AVRH + 1.5 LSB	V	
Compare time	—	—	352 $t_{CP}$	—	—	ns	Internal frequency : 16 MHz
Sampling time	—	—	64 $t_{CP}$	—	—	ns	Internal frequency : 16 MHz
Analog port input current	$I_{AIN}$	AN0 to AN7	-1	—	1	$\mu\text{A}$	$V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 1\%$
Analog input voltage range	$V_{AIN}$	AN0 to AN7	AVRL	—	AVRH	V	
Reference voltage range	—	AVRH	AVRL + 2.7	—	AV <sub>CC</sub>	V	
	—	AVRL	0	—	AVRH - 2.7	V	
Power supply current	$I_A$	AV <sub>CC</sub>	—	5	—	mA	
	$I_{AH}$	AV <sub>CC</sub>	—	—	5	$\mu\text{A}$	*
Reference voltage supply current	$I_R$	AVRH	—	400	600	$\mu\text{A}$	Flash device
			—	140	260	$\mu\text{A}$	Mask ROM
	$I_{RH}$	AVRH	—	—	5	$\mu\text{A}$	*
Offset between input channels	—	AN0 to AN7	—	—	4	LSB	

\* : When not using an A/D converter, this is the current ( $V_{CC} = AV_{CC} = AVRH = 5.0 \text{ V}$ ) when the CPU is stopped.

Note: The functionality of the A/D converter is only guaranteed for  $V_{CC} = 5.0 \text{ V} \pm 10\%$  (also for MB90F438L (S) / 437L (S) / 438L (S)).

# MB90435 Series


## • A/D Converter Glossary

Resolution : Analog changes that are identifiable with the A/D converter

Linearity error : The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\leftrightarrow$  "11 1111 1111") from actual conversion characteristics

Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error : The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



$$1 \text{ LSB} = (\text{Theoretical value}) \frac{\text{AVRH} - \text{AVRL}}{1024} [\text{V}]$$

$$V_{OT} \text{ (Theoretical value)} = \text{AVRL} + 0.5 \text{ LSB} [\text{V}]$$


$$V_{FST} \text{ (Theoretical value)} = \text{AVRH} - 1.5 \text{ LSB} [\text{V}]$$

$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} [\text{LSB}]$$

V<sub>NT</sub> : Voltage at a transition of digital output from (N - 1) to N

(Continued)

(Continued)



$$\text{Linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Differential linearity error of digital } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB \text{ [LSB]}}$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

$V_{OT}$  : Voltage at transition of digital output from "000<sub>H</sub>" to "001<sub>H</sub>"

$V_{FST}$  : Voltage at transition of digital output from "3FE<sub>H</sub>" to "3FF<sub>H</sub>"


## • Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions, :

- Output impedance values of the external circuit of 15 kΩ or lower are recommended.
- When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

Note : When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = 4.00 μs @ machine clock of 16 MHz).

## • Equipment of analog input circuit model



## • Error

The smaller the |AVRH – AVRL|, the greater the error would become relatively.


# MB90435 Series

## 6. Flash Memory Program/Erase Characteristics


Parameter	Condition	Value			Units	Remarks	
		Min	Typ	Max			
Sector erase time	$T_A = +25^\circ\text{C}$ $V_{CC} = 5.0\text{ V}$	—	1	15	s	Excludes $00_H$ programming prior erasure	
Chip erase time		—	5	—	s	MB90F438L (S)	
		—	7	—	s	MB90F439 (S)	
Word (16 bit width) programming time		—	16	3,600	$\mu\text{s}$	Excludes system-level overhead	
Erase/Program cycle	—	10,000	—	—	cycle		

## ■ EXAMPLE CHARACTERISTICS


- “H” level output voltage



- “L” level output voltage








- “H” level input voltage/ “L” level input voltage  
(Hysteresis input)



# MB90435 Series



- Power supply current (MB90439)






# MB90435 Series

- Power supply current (MB90F439)







# MB90435 Series

## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F438LPF MB90F438LSPF MB90F439PF MB90F439SPF MB90437LPF MB90437LSPF MB90438LPF MB90438LSPF MB90439PF MB90439SPF	100-pin Plastic QFP (FPT-100P-M06)	
MB90F438LPMC MB90F438LSPMC MB90F439PMC MB90F439SPMC MB90437LPMC MB90437LSPMC MB90438LPMC MB90438LSPMC MB90439PMC MB90439SPMC	100-pin Plastic LQFP (FPT-100P-M20)	

## ■ PACKAGE DIMENSIONS

 <p>100-pin plastic QFP (FPT-100P-M06)</p>	Lead pitch 0.65 mm
Package width × package length $14.00 \times 20.00$ mm	
Lead shape Gullwing	
Sealing method Plastic mold	
Mounting height 3.35 mm MAX	
Code (Reference) P-QFP100-14×20-0.65	





Please confirm the latest Package dimension by following URL.  
<http://edevice.fujitsu.com/package/en-search/>

(Continued)

# MB90435 Series

(Continued)

 100-pin plastic LQFP  (FPT-100P-M20)	Lead pitch  Package width × package length  Lead shape  Sealing method  Mounting height  Weight  Code (Reference)	0.50 mm  14.0 mm × 14.0 mm  Gullwing  Plastic mold  1.70 mm Max  0.65 g  P-LFQFP100-14×14-0.50
---	---	--



Please confirm the latest Package dimension by following URL.  
<http://edevice.fujitsu.com/package/en-search/>

## ■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
—	—	Changed the package. (FPT-100P-M05 → FPT-100P-M20)
47	■ ELECTRICAL CHARACTERISTICS 5. A/D Converter	Changed the item of "Zero transition voltage" and "Full-scale transition voltage".
56	■ ORDERING INFORMATION	Changed the part number; MB90437LPFV→ MB90437LPMC MB90437LSPFV→ MB90437LSPMC MB90438LPFV→ MB90438LPMC MB90438LSPFV → MB90438LSPMC MB90439PFV→ MB90439PMC MB90439SPFV→ MB90439SPMC MB90F438LPFV→ MB90F438LPMC MB90F438LSPFV→ MB90F438LSPMC MB90F439PFV→ MB90F439PMC MB90F439SPFV→ MB90F439SPMC
57	■ PACKAGE DIMENSIONS	Changed the figure of package. FPT-100P-M05 → FPT-100P-M20

The vertical lines marked in the left side of the page show the changes.

# MB90435 Series

## FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku,  
Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387  
<http://jp.fujitsu.com/fml/en/>

For further information please contact:

### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.  
1250 E. Arques Avenue, M/S 333  
Sunnyvale, CA 94085-5401, U.S.A.  
Tel: +1-408-737-5600 Fax: +1-408-737-5999  
<http://www.fma.fujitsu.com/>

### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH  
Pittlerstrasse 47, 63225 Langen,  
Germany  
Tel: +49-6103-690-0 Fax: +49-6103-690-122  
<http://emea.fujitsu.com/microelectronics/>

### Korea

FUJITSU MICROELECTRONICS KOREA LTD.  
206 KOSMO TOWER, 1002 Daechi-Dong,  
Kangnam-Gu, Seoul 135-280  
Korea  
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111  
<http://www.fmk.fujitsu.com/>

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD.  
151 Lorong Chuan, #05-08 New Tech Park,  
Singapore 556741  
Tel: +65-6281-0770 Fax: +65-6281-0220  
<http://www.fujitsu.com.sg/services/micro/semiconductor/>

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.  
Rm.3102, Bund Center, No.222 Yan An Road(E),  
Shanghai 200002, China  
Tel: +86-21-6335-1560 Fax: +86-21-6335-1605  
<http://cn.fujitsu.com/fmc/>

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.  
10/F., World Commerce Centre, 11 Canton Road  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: +852-2377-0226 Fax: +852-2376-3269  
<http://cn.fujitsu.com/fmc/tw>

All Rights Reserved.

The contents of this document are subject to change without notice.  
Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.