



ALPHA & OMEGA
SEMICONDUCTOR

AOT462L/AOB462L

60V N-Channel MOSFET

General Description

The AOT462L/AOB462L combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$. This device is ideal for boost converters and synchronous rectifiers for consumer, telecom, industrial power supplies and LED backlighting.


Product Summary

V_{DS}	60V
I_D (at $V_{GS}=10V$)	35A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 18mΩ

100% UIS Tested
100% R_g Tested




Top View TO220



AOT462L


Bottom View

Top View TO-263



Bottom View DPAK

AOB462L



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^G	I_D	35	A
		27	
Pulsed Drain Current ^C	I_{DM}	120	A
Continuous Drain Current	I_{DSM}	7	A
		6	
Avalanche Current ^C	I_{AS}, I_{AR}	26	A
Avalanche energy L=0.3mH ^C	E_{AS}, E_{AR}	101	mJ
Power Dissipation ^B	P_D	100	W
		50	
Power Dissipation ^A	P_{DSM}	2.1	W
		1.3	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^{AD}	$R_{\theta JA}$	45	60	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	1.25	1.5	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	60			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=60\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			1 5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			±100	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2	3.1	4	V
$I_{\text{D(ON)}}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	120			A
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=30\text{A}$		14.5	18	$\text{m}\Omega$
		TO220 $T_J=125^\circ\text{C}$		25	30	
		$V_{GS}=10\text{V}, I_D=30\text{A}$ TO263 $T_J=125^\circ\text{C}$		14.2	17.7	
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=30\text{A}$		50		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.73	1	V
I_S	Maximum Body-Diode Continuous Current ^G				35	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=30\text{V}, f=1\text{MHz}$		1840	2400	pF
C_{oss}	Output Capacitance			185		pF
C_{rss}	Reverse Transfer Capacitance			80		pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$		2.8	4.2	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=30\text{V}, I_D=30\text{A}$		27.8	36	nC
Q_{gs}	Gate Source Charge			9.9		nC
Q_{gd}	Gate Drain Charge			6.6		nC
$t_{\text{D(on)}}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=30\text{V}, R_L=1\Omega, R_{\text{GEN}}=3\Omega$		12		ns
t_r	Turn-On Rise Time			5.2		ns
$t_{\text{D(off)}}$	Turn-Off Delay Time			38		ns
t_f	Turn-Off Fall Time			27		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=30\text{A}, dI/dt=100\text{A}/\mu\text{s}$		35	64	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=30\text{A}, dI/dt=100\text{A}/\mu\text{s}$		47	62	nC

A. The value of R_{vJA} is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on R_{vJA} and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=175^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=175^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The R_{vJA} is the sum of the thermal impedance from junction to case R_{vJC} and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.






F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=175^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current limited by package.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Fig 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 9: Maximum Forward Biased Safe Operating Area (Note F)

Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)

Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)







Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)


Gate Charge Test Circuit & Waveform

Resistive Switching Test Circuit & Waveforms

Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

Diode Recovery Test Circuit & Waveforms
