

DESCRIPTION

The MP1740 is a high efficiency Class-D H-bridge audio amplifier. It utilizes a full bridge output structure capable of delivering 3W into 4Ω speaker. The device exhibits the high fidelity of a class AB amplifier with an efficiency of 91%. It also dramatically reduces solution size by integrating the following:

- 300mΩ (high side or low side) power MOSFETs (VCC=3.6V)
- Startup / Shutdown pop elimination
- Short circuit protection
- 9 Balls Wafer chip scale package (WLCSP) and requires a few external components.

This amplifier also improves GSM power supply rejection, and operates on a single cellular Li-ion battery.

The gain of this amplifier can be controlled easily by a few modification of external configuration while minimizing noise to 37 μVRMS.

FEATURES

- 3W Into 4Ω with 5 V Supply @ 10% THD+N
- Efficiency up to 90% at 1.7W Pout, 8 ohm load
- 2.5V to 5.5V Supply Voltage Operation
- THD+N = 0.1% @ 1.8W, 5V, 4Ω
- 2mA Quiescent current and 0.5μA shutdown current
- Full Bridge Output Drive
- Internal 250kHz Switching frequency
- Fully Differential input
- Improved CMRR Eliminates Two Input Coupling Capacitors
- 1ms start-up time Eliminates pop
- Integrated Short Circuit Protection
- Integrated Thermal Shutdown
- 9 Balls Wafer chip scale package (WLCSP)


APPLICATIONS

- Wireless or Cellular Handsets
- PDAs

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page.


"MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



TND+N vs. P_{OUT}


fs=1kHz, V_{CC}=5V, Gain=2V/V
No Weighting



ORDERING INFORMATION

Part Number*	Package	Top Marking	Free Air Temperature (T _A)
MP1740EC	WLCSP	6F	-20°C to +85°C

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Supply Voltage V_{CC} -0.3V to 6.5V
 Input Voltage V_{IN} -0.3V to V_{CC} + 0.3V
 Input Voltage V_{EN} -0.3V to V_{CC} + 0.3V
 Ambient Temperature T_A -40°C to +85°C
 Continuous Power Dissipation (T_A = +25°C) ⁽²⁾
 1W

Junction Temperature T_J -40°C to +140°C
 Lead Temperature 260°C
 Storage Temperature -65°C to +150°C

Recommended Operating Conditions ⁽³⁾

Supply Voltage V_{CC} 2.5V to 5.5V
 Enable Voltage V_{EN} 70%V_{CC} to V_{CC}
 Disable Voltage V_{EN} 0V to 15%V_{CC}
 Common Mode Input Voltage V_{IC}
 0.5V to V_{CC}-0.8V
 Operating Junct. Temp (T_J) -20°C to +125°C

Thermal Resistance ⁽⁴⁾ θ_{JA} θ_{JC}

WLCSP 114 12 ... °C/W

Notes:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T_{J(MAX)}, the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by PD_(MAX)=(T_{J(MAX)}-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- VCC include AVCC and PVCC, VIN include INP and INN
- Measured on JESD51-7, 4-layer PCB

ELECTRICAL CHARACTERISTICS

$T_A = +25^\circ\text{C}$, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output Offset Voltage	$ V_{os} $	$V_I=0V$, $A_v=2V/V$, $V_{CC}=2.5V$ to $5.5V$		1	25	mV
Power Supply Rejection Ratio	PSRR	$V_{CC}=2.5V$ to $5.5V$		-70	-45	dB
Common Mode Rejection Ratio	CMRR	$V_{CC}=2.5V$ to $5.5V$, $V_{IC}=1/2V_{CC}$ to $0.5V$, $V_{IC}=1/2V_{CC}$ to $V_{CC}-0.8V$		-70		dB
High-level Input Current	I_{IH}	$V_{CC}=5.5V$, $V_I=5.5V$, $R_I=150k\Omega$		20	30	μA
Low-level Input Current	I_{IL}	$V_{CC}=5.5V$, $V_I=0V$, $R_I=150k\Omega$		20	30	μA
Quiescent Current	I_Q	$V_{CC}=5.5V$, no load, switching		2.7	5.8	mA
		$V_{CC}=3.6V$, no load, switching		2	4.6	
		$V_{CC}=2.5V$, no load, switching		1.6	3.6	
Shut down Current	I_{ds}	$V_{EN}=0$, $V_{CC}=2.5V$ to $5.5V$		0.5	2	μA
VEN Enable L-H		$V_{CC}=2.5V$ to $5.5V$	1.6			V
VEN Enable H-L		$V_{CC}=2.5V$ to $5.5V$			0.4	V
UVLO_H		V_{CC} from Low to High		2.4	2.48	V
UVLO_L		V_{CC} from High to Low	1.95	2.1		V
Static On-state Resistance	R_{ds_on}	$V_{CC}=5.5V$		250		m Ω
		$V_{CC}=3.6V$		300		
		$V_{CC}=2.5V$		360		
Output impedance in disable	R_O	$V_{EN}<0.8V$		2		k Ω
Switching frequency	F_{SW}	$V_{CC}=2.5V$ to $5.5V$	200	250	300	kHz
GAIN (VO/VI)		$R_L=15k\Omega$, no load	19	20	21	V/V
RPD		Resistance from EN to GND		300		k Ω

OPERATION CHARACTERISTICS

VCC=AVCC=PVCC=EN, AGND = PGND = 0V, signal frequency $f_s=1\text{kHz}$, $R_L=150\ \Omega$, Gain=2 V/V, $C_I=2.2\ \mu\text{F}$, $T_A = +25^\circ\text{C}$, unless otherwise noted.


Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output Power	P_{OUT}	THD+N=1%, $f_s=1\text{kHz}$, $R_L=4\ \Omega$	VCC=5.5V	2.82		W
			VCC=5V	2.32		
			VCC=3.6V	1.16		
			VCC=2.5V	0.54		
		THD+N=10%, $f_s=1\text{kHz}$, $R_L=4\ \Omega$	VCC=5.5V	3.62		
			VCC=5V	3.0		
			VCC=3.6V	1.51		
			VCC=2.5V	0.70		
		THD+N=1%, $f_s=1\text{kHz}$, $R_L=8\ \Omega$	VCC=5.5V	1.65		
			VCC=5V	1.36		
			VCC=3.6V	0.71		
			VCC=2.5V	0.33		
THD+N=10%, $f_s=1\text{kHz}$, $R_L=8\ \Omega$	VCC=5.5V	2.12				
	VCC=5V	1.74				
	VCC=3.6V	0.91				
	VCC=2.5V	0.42				
Total Distorsion Plus Noise	THD+N	$P_{OUT}=2\text{W}$, $f_s=1\text{kHz}$, $R_L=4\ \Omega$	VCC=5V	0.19%		
		$P_{OUT}=1\text{W}$, $f_s=1\text{kHz}$, $R_L=4\ \Omega$	VCC=3.6V	0.14%		
		$P_{OUT}=0.4\text{W}$, $f_s=1\text{kHz}$, $R_L=4\ \Omega$	VCC=2.5V	0.11%		
		$P_{OUT}=1\text{W}$, $f_s=1\text{kHz}$, $R_L=8\ \Omega$	VCC=5V	0.11%		
		$P_{OUT}=0.5\text{W}$, $f_s=1\text{kHz}$, $R_L=8\ \Omega$	VCC=3.6V	0.12%		
		$P_{OUT}=0.2\text{W}$, $f_s=1\text{kHz}$, $R_L=8\ \Omega$	VCC=2.5V	0.13%		
Supply Rejection Ratio	Ripple K_{SVR}	$f_{RIPPLE}=217\text{Hz}$, $V_{RIPPLE}=400\text{mVpp}$, input AC-ground with $C_I=0.22\ \mu\text{F}$	VCC=5V	-62		dB
Signal to Noise Ratio	SNR	$P_{OUT}=1\text{W}$, $R_L=8\ \Omega$		97.7		dB
Output Noise	V_n	VCC=5V, $f=20$ to 20kHz, input AC- ground with $C_I=0.22\ \mu\text{F}$	No weighting	53		μV_{RMS}
			A-weighting	37		
Common Mode Rejection Ratio	CMRR	$V_{IC-RIPPLE}=1\ V_{PP}$, $f_{RIPPLE}=217\text{Hz}$	VCC=5V	-65		dB
Start-up Time From Disable	T_S			1		ms

PIN FUNCTIONS

Ball WLCSP	Name	Input/Ouput /Power (I/O/P)	Description
A1	INP	I	Positive differential input
A2	AGND	P	Analog Ground
A3	VON	O	Negative BTL output
B1	AVCC	P	Analog Power Supply
B2	PVCC	P	Power Supply
B3	PGND	P	Power Ground
C1	INN	I	Negative differential input
C2	EN	I	Enable Input. (drive high to enable the MP1740)
C3	VOP	O	Positive BTL output

TYPICAL PERFORMANCE CHARACTERISTICS

TEST SET-UP FOR GRAPHS




Notes:

- 5) C_i was Shorted for any Common-Mode input voltage measurement
- 6) A $33\mu\text{H}$ inductor was placed in series with the load resistor to emulate a small speaker for efficiency measurements.
- 7) The 40 kHz low-pass filter is required even if the analyzer has a low-pass filter.
- 8) For PSRR test, Please remove the great 10uF decoupling capacitor and just keep the small decoupling capacitors for recovery switching currents.


TYPICAL PERFORMANCE CHARACTERISTICS

$V_{CC}=AV_{CC}=PV_{CC}=EN$, $AGND = PGND = 0V$, signal frequency $f_s=1kHz$, $R_I=150k\Omega$, $Gain=2 V/V$, $C_I=2.2\mu F$, $T_A = +25^\circ C$, unless otherwise noted.


TND+N vs. P_{OUT}
 $R_L=4\Omega$, No weighting




TND+N vs. P_{OUT}
 $R_L=8\Omega$, No weighting




TND+N vs. Frequency
 $V_{CC}=5V$, $R_L=4\Omega$, No weighting




TND+N vs. Frequency
 $V_{CC}=5V$, $R_L=8\Omega$,



Frequency Response
 $V_{CC}=5V$, $R_L=4\Omega$, $P_{OUT}=1W$,
 $V_{OUT_ref} = V_{OUT_1kHz}$




Frequency Response
 $V_{CC}=5V$, $R_L=8\Omega$, $P_{OUT}=500mW$,
 $V_{OUT_ref} = V_{OUT_1kHz}$




PSRR vs. Frequency

$V_{CC}=5V$, $R_L=8\Omega$, $V_{ripple}=400mV_{pp}$
 $C_S=2 \times 0.22\mu F$, Inputs ac-grounded




Efficiency vs. P_{OUT}

$V_{CC}=5V$



Power Dissipation vs. P_{OUT}


$V_{CC}=5V$



TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*


VCC=AVCC=PVCC=EN, AGND = PGND = 0V, signal frequency fs=1kHz, RL=150kohm, Gain=2 V/V, CI=2.2uF, TA = +25°C, unless otherwise noted.

Output Power vs. Supply Voltage



CMRR vs. Frequency

VCC=5V, RL=4Ω, VIC-ripple=400mVpp



FUNCTION BLOCK DIAGRAM




Figure 1—Functional Block Diagram

APPLICATION INFORMATION

COMPONENT SELECTION

The MP1740 uses a minimum number of external components to complete a fully bridged Class D audio amplifier. Use the following sections to customize the amplifier for your particular application.

1. Setting the Voltage Gain

The voltage gain sets the output voltage swing for a given input voltage swing and is set by the input resistors (R_i) as the following equation:

$$\text{GAIN} = 2 \times \frac{150\text{k}\Omega}{R_i} \quad (1)$$

The maximum output voltage swing is limited by the power supply. To achieve the maximum output power of the MP1740 amplifier, set the amplifier gain such that the maximum peak-to-peak input signal results in at least the maximum peak-to-peak output voltage swing. Lower gain allows the MP1740 to operate at its best, because a higher voltage at the input for the same output power making the inputs less susceptible to noise. So setting voltage gain to 2V/V may achieve optimal performance.

2. Input Coupling Capacitors (C_i)

The MP1740 is a mono BTL Class-D amplifier with differential inputs and outputs. This device can still be used with a single-ended input; but for some noisy environment (such as a wireless handset) the MP1740 should be used with differential inputs to ensure maximum noise rejection.

The fully differential amplifier allows the inputs to be biased at voltage other than mid-supply. The input coupling capacitors are not required if the design uses a differential source that is biased from 0.5 V to $V_{CC} - 0.8$ V (as shown in Recommended Operating Conditions). If the input signal is not biased within the recommended common-mode input range or if using a single-ended source, the input coupling capacitors are used to pass only the AC audio signal to the input of the amplifier as a high pass filter. The input capacitors create a high-pass filter with the input resistor. Choose an input coupling capacitor such that the corner frequency

f_c is less than the desired pass-band frequency. The formula for the corner frequency is:

$$f_c = \frac{1}{2\pi R_i C_i} \quad (2)$$

Speakers in wireless handsets usually can't respond well to low frequencies, so for this application the corner frequency can be set to block the low frequencies.

The input coupling capacitance is calculated as:

$$C_i = \frac{1}{2\pi R_i f_c} \quad (3)$$

If the corner frequency is within the audible band, the capacitors should have a tolerance of $\pm 10\%$ or better, because any mismatch in capacitance causes an impedance mismatch at the corner frequency and below.

3. Power Supply Decoupling Capacitor (C_s)

The class-D audio amplifier requires adequate power supply decoupling to ensure the efficiency is high and total harmonic distortion (THD) is low. To carry the higher frequency transient current, spikes, or digital hash on the line, a good low ESR ceramic capacitor is necessary. Place a $1\mu\text{F}$ decoupling capacitor as close as possible to the device VCC lead. It is very important for the efficiency of the class-D amplifier, because any resistance or inductance in the trace between the capacitor and the device may cause a loss. A $10\mu\text{F}$ or greater capacitor placed near the audio power amplifier would also help for filtering lower-frequency noise.

4. Input Resistors (R_i)

In fully differential amplifiers, please use the matching input resistors. Matching is very important for the balance of the output on the reference voltage (more important than overall tolerance). The higher matching, the better CMRR and PSRR performance. Therefore, it is recommended to use 1% precision resistors or better to keep the performance optimized. Place the input resistors as close to the MP1740 as possible to limit noise injection on the high-impedance nodes.

TYPICAL APPLICATION CIRCUIT




Figure 2—MP1740 Application Schematic with Differential Input

(input DC-biased voltage is within the recommended common-mode voltage range)




Figure 3—MP1740 Application Schematic with Differential Input

(input DC-biased voltage is out of the recommended common-mode voltage range)






Figure 4—MP1740 Application Schematic with Single-Ended Input

PACKAGE INFORMATION


WLCSP



TOP VIEW




BOTTOM VIEW



SIDE VIEW

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) BALL COPLANARITY SHALL BE 0.05 MILLIMETER MAX.
- 3) JEDEC REFERENCE IS MO-211, VARIATION DD.
- 4) DRAWING IS NOT TO SCALE.



RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.