

# **PDM Input Class D Audio Power Amplifier**

### **General Description**

The MAX98356 is a digital pulse-density modulated (PDM) input Class D power amplifier that provides Class AB audio performance with Class D efficiency. This IC offers five selectable gain settings (3dB, 6dB, 9dB, 12dB, and 15dB) set by a single gain-select input (GAIN).

The MAX98356 takes a stereo pulse density modulated (SPDM) input signal directly into the DAC. Data on the rising edge of PDM\_CLK is considered left-channel data while data on the falling PDM\_CLK edge is right channel. The IC can be configured to produce a left channel, right channel, or (left + right)/2 output from the stereo input data. The IC also features an extremely robust digital audio interface with very high wideband jitter tolerance (12ns typ) on PDM\_CLK.

Active emissions-limiting, edge-rate limiting, and overshoot control circuitry greatly reduce EMI. A filterless spread-spectrum modulation scheme eliminates the need for output filtering found in traditional Class D devices and reduces the component count of the solution.

The IC is available in a 9-pin WLP package (1.345mm x 1.435mm x 0.64mm) and is specified over the -40°C to +85°C temperature range.

# **Applications**


Cellular Phones **Tablets** Portable Media Players Notebook Computers Ultrasonic Devices

Ordering Information and Functional Diagram appears at end of data sheet.

#### **Features**

- ♦ Single-Supply Operation (2.5V to 5.5V)
- ♦ 3.2W Output Power into 4Ω at 5V
- ♦ 1.7mA Quiescent Current
- ♦ 92% Efficiency (R<sub>I</sub> =  $8\Omega$ ,  $P_{OUT}$  = 900mW,  $V_{DD} = 3.7V$
- ♦ 29µV<sub>RMS</sub> Output Noise (A<sub>V</sub> = 6dB)
- ♦ Low 0.013% THD+N at 1kHz
- **♦ Exceptionally High Jitter Tolerance**
- ♦ Supported PDM\_CLK Rates of 1.84MHz-4.32MHz and 5.28MHz-8.64MHz
- ♦ Supports Left, Right, or (Left + Right)/2 Outputs
- ♦ Sophisticated Edge Rate Control Enables **Filterless Class D Outputs**
- ♦ 77dB PSRR at 217Hz
- **♦ Low RF Susceptibility Rejects TDMA Noise from GSM Radios**
- **♦ Extensive Click-and-Pop Reduction Circuitry**
- **♦** Robust Short-Circuit and Thermal Protection
- **♦** Available in Space-Saving Package: 1.345mm x 1.435mm WLP (0.4mm Pitch)

## Simplified Block Diagram



For related parts and recommended products to use with this part, refer to: www.maxim-ic.com/MAX98356.related

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> , PDM_CLK and PDM_DATA to GND0.3V to +6V	Continuous Power Dissipation (T <sub>A</sub> = +70°C)
All Other Pins to GND0.3V to (V <sub>DD</sub> + 0.3V)	WLP (derate 13.7mW/°C above +70°C)1096mW
Continuous Current In/Out of V <sub>DD</sub> /GND/OUT_ ±1.6A Continuous Input Current (all other pins) ±20mA Duration of OUT_ Short Circuit to GND or V <sub>DD</sub> Continuous Duration of OUTP Short to OUTN	Junction Temperature

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### PACKAGE THERMAL CHARACTERISTICS (Note 1)

Junction-to-Ambient Thermal Resistance (θ<sub>JA</sub>) .......73°C/W Junction-to-Case Thermal Resistance (θ<sub>JC</sub>).....50°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

#### **ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	V <sub>DD</sub>	Guaranteed by PSS	Guaranteed by PSSR test			5.5	V
Undervoltage Lockout	UVLO			1.5	1.8	2.2	V
Quiescent Current	1	$T_A = +25^{\circ}C$			2.0	2.6	m 1
Quiescent Current	IDD	$T_A = +25$ °C, $V_{DD} =$	3.7V		1.7	2.2	- mA
Shutdown Current	ISHDN	SD_MODE = 0V, TA	(= +25°C		0.6	2	μΑ
Standby Current	ISTNDBY	SD_MODE = 1.8V, r +25°C	D_MODE = 1.8V, no PDM_CLK, T <sub>A</sub> =		300	400	μΑ
Turn-On Time	t <sub>ON</sub>	Time from receipt of first clock cycle to full operation			0.6	0.7	ms
Output Offset Voltage	V <sub>OS</sub>	$T_A = +25$ °C, gain =	T <sub>A</sub> = +25°C, gain = 15dB		±0.3	±1.5	mV
Oliale and David Lavel		Peak voltage, T <sub>A</sub> = +25°C, A-weighted,			-66		-IDV
Click-and-Pop Level	KCP	KCP 32 samples per second (Note 3)	Out of shutdown		-72		- dBV
		$V_{DD} = 2.5V \text{ to } 5.5V,$	$T_A = +25^{\circ}C$	60	75		
Power-Supply Rejection Ratio	PSRR	T <sub>A</sub> = +25°C	f = 217Hz, 200mV <sub>P-P</sub> ripple		77		dB
	(Notes 3, 4)	f = 10kHz, 200mV <sub>P-P</sub> ripple		60			

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=5V,\,V_{GND}=0V,\,GAIN=V_{DD}\,(+6dB).\,PDM\_CLK=3.072MHz,\,speaker\,loads\,(Z_{SPK})\,connected\,between\,OUTP\,and\,OUTN,\,Z_{SPK}=\infty,\,T_{A}=T_{MIN}\,to\,T_{MAX},\,unless\,otherwise\,noted.\,Typical\,values\,are\,at\,T_{A}=+25^{\circ}C.)\,(Note\,2)$ 

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
			$Z_{\text{SPK}} = 4\Omega + 33\mu\text{H}$		3.2		
		THD+N 10%,	$Z_{SPK} = 8\Omega + 68\mu H$		1.8		
Outout Power (Note 2)	gain = 12dB	$Z_{SPK} = 8\Omega + 68\mu H,$ $V_{DD} = 3.7V$		0.93		100	
Output Power (Note 3)	Pout	$Z_{SPK} = 4\Omega + 33\mu H$			2.5		W
		THD+N = 1%,	$Z_{SPK} = 8\Omega + 68\mu H$		1.4		
		gain = 12dB	$Z_{SPK} = 8\Omega + 68\mu H,$ $V_{DD} = 3.7V$		0.77		
Total Harmonic Distortion +	THD+N	$f = 1$ kHz, $P_{OUT} = 1$ $Z_{SPK} = 4Ω + 33μH$			0.02	0.06	- %
Noise	I I I I I I I I I I I I I I I I I I I	$f = 1$ kHz, $P_{OUT} = 0$ $Z_{SPK} = 8Ω + 68μH$			0.013		76
Dynamic Range	DR	A-weighted, PDM_VRMS = 2.54V	CLK = 6.144MHz,		99		dB
Output Noise	V <sub>N</sub>	A-weighted (Note 4	1)		29		μV <sub>RMS</sub>
		GAIN = GND throu	gh 100kΩ	14.5	15	15.5	
Gain (Relative to a 2.1dBV Reference Level)		GAIN = GND		11.5	12	12.5	dB
	A <sub>V</sub>	GAIN = unconnected		8.5	9	9.5	
		GAIN = V <sub>DD</sub>		5.5 6	6.5		
		GAIN = V <sub>DD</sub> throug	gh 100kΩ	2.5	3	3.5	
Current Limit	I <sub>LIM</sub>				2.8		А
Efficiency	h	$Z_{SPK} = 8\Omega + 68\mu H$ , THD+N = 10%, f = 1kHz, gain = 12dB			92		%
DAC Gain Error					1		%
Frequency Response					±0.05		dB
DIGITAL AUDIO INTERFACE							
PDM_CLK High Frequency Range	fCLKH			5.28		8.64	MHz
PDM_CLK Low Frequency Range	fCLKL			1.84		4.32	MHz
PDM_CLK High Time	tPDM_CLKH			40			ns
PDM_CLK Low Time	t <sub>PDM_CLKL</sub>			40			ns
Maximum Low Frequency PDM_CLK Jitter		RMS jitter below 40	)kHz		0.5		
Maximum High Frequency PDM_CLK Jitter		RMS jitter above 40	DkHz		12		ns ns

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = 5V, V_{GND} = 0V, GAIN = V_{DD} (+6dB). PDM_CLK = 3.072MHz$ , speaker loads  $(Z_{SPK})$  connected between OUTP and OUTN,  $Z_{SPK} = \infty$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V <sub>IH</sub>	Digital audio inputs	1.3			V
Input Low Voltage	V <sub>IL</sub>	Digital audio inputs			0.6	V
Input Leakage Current	I <sub>IH</sub> , I <sub>IL</sub>	$V_{IN} = 0V, V_{DD} = 5.5V, T_A = +25^{\circ}C$	-1		+1	μΑ
Input Capacitance	C <sub>IN</sub>			12		pF
PDM Ones Density		Maximum		75		- %
PDIVI Offes Defisity		Minimum		25		/0
PDM_DATA to PDM_CLK Setup Time	<sup>t</sup> SETUP		10			
PDM_DATA to PDM_CLK Hold Time	t <sub>HOLD</sub>		10			ns
SD_MODE COMPARATOR TR	IP POINTS					,
В0			0.08	0.16	0.355	
B1		See SD_MODE and shutdown operation for details	0.65	0.77	0.825	V
B2		ioi detaiis	1.245	1.4	1.5	
SD_MODE Pulldown Resistor	R <sub>PD</sub>		92	100	108	kΩ
GAIN COMPARATOR TRIP PO	DINTS					
		A <sub>V</sub> = 3dB gain	0.65 x V <sub>DD</sub>		0.85 x V <sub>DD</sub>	
		A <sub>V</sub> = 6dB gain	0.9 x V <sub>DD</sub>		V <sub>DD</sub>	
V <sub>GAIN</sub>	A <sub>V</sub> = 9dB gain	0.4 x V <sub>DD</sub>		0.6 x V <sub>DD</sub>	V	
		A <sub>V</sub> = 12dB gain	0		0.1 x V <sub>DD</sub>	
		A <sub>V</sub> = 15dB gain	0.15 x V <sub>DD</sub>		0.35 x V <sub>DD</sub>	

Note 2: 100% production tested at  $T_A = +25$ °C. Specifications over temperature limits are guaranteed by design.

Note 3: Class D amplifier testing performed with a resistive load in series with an inductor to simulate an actual speaker load. For  $R_L=8\Omega,\,L_L=68\mu H.$  For  $R_L=4\Omega,\,L_L=33\mu H.$ 

Note 4: Digital silence used for input signal.

# **PDM Input Class D Audio Power Amplifier**






Figure 1. PDM Audio Interface Timing Diagram

## **Typical Operating Characteristics**

 $(V_{DD} = 5V, V_{GND} = 0V, GAIN = V_{DD} (+6dB). PDM_{CLK} = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN,$  $Z_{SPK} = \infty$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C.)

#### General







## **Typical Operating Characteristics (continued)**


 $(V_{DD} = 5V, V_{GND} = 0V, GAIN = V_{DD} (+6dB). PDM_CLK = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, and OUTN, the search of the$  $Z_{SPK} = \infty$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C.)


#### Speaker Amplifier


#### **TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER** $V_{DD} = 3.7V$ -10 GAIN = 12dB $Z_{SPK} = 8\Omega + 68\mu H$ -20 -30 THD+N RATIO (dB -40 f = 6kH-50 -60 -70 -80 -90 -100 0.001 OUTPUT POWER (W)















# **PDM Input Class D Audio Power Amplifier**


## **Typical Operating Characteristics (continued)**


















# **PDM Input Class D Audio Power Amplifier**


## **Typical Operating Characteristics (continued)**



















### **Typical Operating Characteristics (continued)**


















# **PDM Input Class D Audio Power Amplifier**


## **Typical Operating Characteristics (continued)**


















# **PDM Input Class D Audio Power Amplifier**


## **Typical Operating Characteristics (continued)**















# **PDM Input Class D Audio Power Amplifier**

# **Pin Configuration**



# **Pin Description**

PIN	NAME	FUNCT	ION		
A1	SD_MODE	hutdown and Channel Select. Determines left, right, or (left + right)/2 mix and also used for shutdown. ee Table 5.			
A2	V <sub>DD</sub>	Power-Supply Input	ower-Supply Input		
A3	OUTP	Positive Speaker Amplifier Output			
B1	PDM_DATA	PDM Digital Input Signal	'DM Digital Input Signal		
		Amplifier Gain			
		Gain Connections	Gain (dB)		
		GND through 100kΩ resistor	15		
B2	GAIN	GND	12		
		Unconnected	9		
		$V_{DD}$	6		
	$V_{DD}$ through 100k $\Omega$ resistor		3		
В3	OUTN	Negative Speaker Amplifier Output			
C1	PDM_CLK	PDM Bit Clock Input Signal. Supports frequency ranges: 1.84MHz-4.32MHz and 5.28 MHz-8.64MHz.			
C2, C3	GND	Ground			

### **Detailed Description**

The MAX98356 is a digital PDM input Class D power amplifier. The PDM modulation scheme uses the relative density of digital pulses to represent the amplitude of an analog signal. The IC accepts stereo PDM data through PDM\_DATA and PDM\_CLK.

SD\_MODE selects which audio channel is output by the amplifier and is used to put the IC into shutdown. The GAIN pin offers five gain settings and allows the output of the amplifier to be tuned to the appropriate level.

Table 1. PDM\_CLK Polarity

PDM_CLK EDGE DIRECTION	CHANNEL
Rising edge	Left
Falling edge	Right

**Table 2. PDM CLK Rates** 

SUPPORTED CLOCK RATES (MHz)		
1.84–4.32		
5.28–8.64		

The output stage features low-quiescent current, comprehensive click-and-pop suppression, and excellent RF immunity. The IC offers Class AB audio performance with Class D efficiency in a minimal board-space solution. The Class D amplifier features spread-spectrum modulation with edge-rate and overshoot control circuitry that offers significant improvements in switch-mode amplifier radiated emissions. The amplifier features click-and-pop suppression that reduces audible transients on startup and shutdown. The amplifier includes thermal-overload and short-circuit protection.

#### **Digital Audio Interface**

The IC takes a stereo PDM input signal directly into the DAC. Data read on the rising edge of PDM\_CLK is leftchannel data while data read on the falling PDM\_CLK edge is right channel (Table 1).

#### Supported PDM CLK Rates

Table 2 indicates the range of PDM CLK rates that are supported by the IC. Table 3 indicates the specific clock rates to use based on the baseband rate and the oversample rate of the incoming PDM signal.

#### PDM\_CLK Jitter Tolerance

The IC features a very high PDM\_CLK jitter tolerance of 0.5ns for RMS jitter below 40kHz and 12ns for wideband RMS jitter while maintaining a dynamic range greater than 98dB (Table 4).

Table 3. Calculated PDM CLK Rates

DACEDAND CAMPLE		INPUT CLOCK		
BASEBAND SAMPLE RATE (kHz)	32x OVERSAMPLED PDM	64x OVERSAMPLED PDM	128x OVERSAMPLED PDM	256x OVERSAMPLED PDM
8	_	_	_	2.048
16	_	_	2.048	4.096
32	_	2.048	4.096	_
44.1	_	2.8224	5.6448*	_
48	_	3.072	6.144*	_
88.2	2.8224	5.6448*	_	_
96	3.072	6.144*	_	_

<sup>\*</sup>The mono (left + right)/2 feature is not supported at PDM\_CLK rates of 5.28MHz and above.

#### **Table 4. RMS Jitter Tolerance**

FREQUENCY	RMS JITTER TOLERANCE (ns)
< 40kHz	0.5
40kHz-BCLK	12

#### PDM Timing Characteristics

Figure 2 shows the PDM operation of the IC. The bitdepth is one bit and each bit alternates between leftchannel and right-channel data.

If the PDM generator produces data that is stuck at logichigh or logic-low, then the output of the IC is railed, forcing DC at the load. Therefore, it is recommended that the PDM generator includes protection to detect this invalid condition. If such a condition is detected, then the IC should either be put into shutdown or PDM CLK should be stopped.

#### Standby Mode

If PDM\_CLK stops toggling, the IC automatically enters standby mode. In standby mode, the Class D speaker amplifier is turned off and the outputs go into a highimpedance state, ensuring that the unwanted current is not transferred to the load during this condition. Standby mode should not be used in place of the shutdown mode because

the shutdown mode provides the lowest power consumption and the best power-on/off click-and-pop performance.

#### SD MODE Pin and Shutdown Operation

The IC features a low-power shutdown mode, drawing less than 0.6µA (typ) of supply current. During shutdown, all internal blocks are turned off, including setting the output stage to a high-impedance state. Drive SD MODE low to put the IC into shutdown.

The state of SD\_MODE determines the audio channel that is sent to the amplifier output (Table 5).

Drive SD\_MODE high to select the left channel of the stereo input data. Drive SD\_MODE high through a sufficiently small resistor to select the right channel of the stereo input data. Drive SD MODE high through a sufficiently large resistor to select both the left and right channels of the stereo input data ((left + right)/2). The (left + right)/2 mode is not supported for PDM\_CLK rates above 5.28MHz. RIARGE and RSMALL are determined by the




Figure 2. PDM Digital Audio Interface Timing

#### **Table 5. SD MODE Control**

SD_MO	SELECTED CHANNEL	
High	V <sub>SD_MODE</sub> > B2 trip point (1.4V typ)	Left
Pullup through R <sub>SMALL</sub>	B2 trip point (1.4V typ) > V <sub>SD_MODE</sub> > B1 trip point (0.77V typ)	Right
Pullup through R <sub>LARGE</sub>	B1 trip point (0.77V typ) > V <sub>SD_MODE</sub> > B0 trip point (0.16V typ)	(Left + right)/2
Low	B0 trip point (0.16V typ) > V <sub>SD_MODE</sub>	Shutdown

V<sub>DDIO</sub> voltage (logic voltage from control interface) that is driving SD\_MODE according to the following two equations:

> $R_{SMALL}(k\Omega) = 98.5 \times V_{DDIO} - 100$  $R_{IARGF}(k\Omega) = 222.2 \times V_{DDIO} - 100$

Figure 3 and Figure 4 show how to connect an external resistor to SD\_MODE when using an open-drain driver or a pullup/down driver.

When the device is configured in left channel mode (SD\_MODE is directly driven to logic-high by the control interface) care must be taken to avoid violating the Absolute Maximum Ratings limits for SD\_MODE. Ensuring that V<sub>DD</sub> is always greater than V<sub>DDIO</sub> is one way to prevent SD\_MODE from violating the Absolute Maximum Ratings limits. If this is not possible in the application (e.g., if  $V_{DD}$  < 3.0V and  $V_{DDIO}$  = 3.3V), then it is necessary to add a small resistance ( $\sim 2k\Omega$ ) in series with SD\_MODE to limit the current into the SD\_MODE pin. This is not a concern when using the right channel or (left + right)/2 modes.

#### Class D Speaker Amplifier

The filterless Class D amplifier offers much higher efficiency than Class AB amplifiers. The high efficiency of a Class D amplifier is due to the switching operation of the output stage transistors. Any power loss associated with the Class D output stage is mostly due to the I<sup>2</sup>R loss of the MOSFET on-resistance and guiescent current overhead.

#### Ultra-Low EMI Filterless Output Stage

Traditional Class D amplifiers require the use of external LC filters, or shielding, to meet EN55022B electromagnetic-interference (EMI) regulation standards. Maxim's active emissions-limiting edge-rate control circuitry and spread-spectrum modulation reduces EMI emissions while maintaining up to 92% efficiency.

Maxim's spread-spectrum modulation mode flattens wideband spectral components while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The ICs' spread-spectrum modulator randomly varies the switching frequency by ±10kHz around the center frequency (300kHz). Above 10MHz, the wideband spectrum looks like noise for EMI purposes (Figure 5).

#### Speaker Current Limit

If the output current of the speaker amplifier exceeds the current limit (2.8A typ), the IC disables the outputs for approximately 100us. At the end of the 100us, the outputs are re-enabled. If the fault condition still exists, the

IC continues to disable and re-enable the outputs until the fault condition is removed.

#### Gain Selection

The IC offers five programmable gain selections through a singel gain input (GAIN). Gain is referenced to the full-scale output of the DAC, which is 2.1dBV (Table 7). Assuming that the desired output swing is not limited by the supply voltage rail, the IC's output level can be calculated based on the PDM input ones's density and selected amplifier gain according to the following equation:

Output signal level  $(dBV) = 20 \times log[abs(PDM one's$ density(%) - 50) /25] (dBFS) + 2.1dB + selected speaker amplifier gain (dB)

where the one's density of the PDM input ranges from 75% (maximum positive magnitude) to 25% (maximum negative magnitude). 0dFBS is referenced to 0dBV.

#### Click-and-Pop Suppression

The IC speaker amplifier features Maxim's comprehensive click-and-pop suppression. During startup, the clickand-pop suppression circuitry reduces audible transient sources internal to the device. To achieve optimal clickand-pop reduction at startup, it is recommended that idle data be sent to the digital audio interface for the first 0.5ms of turn-on time. When entering shutdown, the differential speaker outputs immediately go to a high-impedance state without creating an audible click-and-pop noise.

### Table 6. Examples of SD MODE Pullup **Resistor Values**

LOGIC VOLTAGE LEVEL (V <sub>DDIO</sub> ) (V)	R <sub>SMALL</sub> (kΩ, 1% tolerance)	R <sub>LARGE</sub> (kΩ, 1% tolerance)
1.8	76.8	300
3.3	226	634

#### **Table 7. Gain Selection**

GAIN	GAIN (dB)
Connect to GND through 100kΩ ±5% resistor	15
Connect to GND	12
Unconnected	9
Connect to V <sub>DD</sub>	6
Connect to $V_{DD}$ through 100k $\Omega$ ±5% resistor	3




Figure 3. SD\_MODE Resistor Connection Using Open-Drain Driver




Figure 4. SD\_MODE Resistor Connection Using Pullup/Down Driver




Figure 5. EMI with 12in of Speaker Cable and No Output Filtering

# **PDM Input Class D Audio Power Amplifier**

### **Applications Information**




Figure 6. Left-Channel Operation with 6dB Gain




Figure 7. Left-Channel Operation with 12dB Gain




Figure 8. Right-Channel Operation with 6dB Gain

# **PDM Input Class D Audio Power Amplifier**




Figure 9. Stereo Operation Using Two ICs

#### Filterless Class D Operation

Traditional Class D amplifiers require an output filter to recover the audio signal from the amplifier's output. The filter adds cost, size, and decreases efficiency and THD+N performance. The IC's filterless modulation scheme does not require an output filter. The device relies on the inherent inductance of the speaker coil and the natural filtering of both the speaker and the human ear to recover the audio component of the square-wave output.

Because the switching frequency of the IC is well beyond the bandwidth of most speakers, voice coil movement due to the switching frequency is very small. Use a speaker with a series inductance > 10 $\mu$ H. Typical 8 $\Omega$ speakers exhibit series inductances in the 20µH to 100µH range.

#### **Power-Supply Input**

V<sub>DD</sub>, which ranges from 2.5V to 5.5V, powers the IC, including the speaker amplifier. Bypass VDD with a 0.1µF and 10µF capacitor to GND. Some applications might require only the 10µF bypass capacitor, making it possible to operate with a single external component. Apply additional bulk capacitance at the IC if long input traces between V<sub>DD</sub> and the power source are used.

#### **Layout and Grounding**

Proper layout and grounding are essential for optimum performance. Good grounding improves audio performance and prevents switching noise from coupling into the audio signal.

Use wide, low-resistance output traces. As load impedance decreases, the current drawn from the device outputs increases. At higher current, the resistance of the output traces decreases the power delivered to the load. For example, if 2W is delivered from the speaker output to a  $4\Omega$  load through  $100m\Omega$  of total speaker trace, 1.904W is being delivered to the speaker. If power is delivered through  $10m\Omega$  of total speaker trace, 1.951W is being delivered to the speaker. Wide output, supply, and ground traces also improve the power dissipation of the IC.

The IC is inherently designed for excellent RF immunity. For best performance, add ground fills around all signal traces on top or bottom PCB planes.

#### **WLP Applications Information**

For the latest application details on WLP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note 1891: Wafer-Level Packaging (WLP) and Its Applications. Figure 11 shows the dimensions of the WLP balls used on the IC.




Figure 10. (Left + Right)/2 Operation with 6dB Gain





Figure 11. MAX98356 WLP Ball Dimensions

# **PDM Input Class D Audio Power Amplifier**

## **Functional Diagram**



# **Ordering Information**


PART	TEMP RANGE	PIN-PACKAGE
MAX98356EWL+	-40°C to +85°C	9 WLP

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

### **Package Information**

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
9 WLP	W91F1+1	<u>21-0459</u>	Refer to Application Note 1891



# **PDM Input Class D Audio Power Amplifier**

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/12	Initial release	_

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.