

The revision list can be viewed directly by clicking the title page. The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

H8S/2646 Group, H8S/2646R F-ZTAT™, H8S/2648R F-ZTAT™

User's Manual: Hardware

Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2600 Series

H8S/2646	HD6432646
H8S/2645	HD6432645
H8S/2647	HD6432647
H8S/2648	HD6432648
H8S/2646R	HD64F2646R
H8S/2648R	HD64F2648R

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is
 subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please
 confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to
 additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this
 document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions may occur due to the false recognition of the pin state as an input signal. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the
 - states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
 - In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

Preface

The H8S/2646 Group is a series of high-performance microcontrollers with a 32-bit H8S/2600 CPU core, and a set of on-chip supporting functions required for system configuration.

This LSI is equipped with a 16-bit timer pulse unit (TPU), programmable pulse generator (PPG), watchdog timer (WDT), serial communication interface (SCI), A/D converter, motor control PWM timer (PWM), LCD controller/driver (LCDC), and I/O ports as on-chip supporting modules. In addition, data transfer controller (DTC) is provided, enabling high-speed data transfer without CPU intervention. This LSI is suitable for use as an embedded processor for high-level control systems. Its on-chip ROM are flash memory (F-ZTAT^{TM*}) that provides flexibility as it can be reprogrammed in no time to cope with all situations from the early stages of mass production to full-scale mass production. This is particularly applicable to application devices with specifications that will most probably change.

Note: * F-ZTAT is a trademark of Renesas Electronics Corp.

Target Users: This manual was written for users who will be using the H8S/2646 Group in the design of application systems. Members of this audience are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.

Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8S/2646 Group to the above audience. Refer to the H8S/2600 Series, H8S/2000 Series Software Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip
 Read the manual according to the contents. This manual can be roughly categorized into parts
 on the CPU, system control functions, peripheral functions and electrical characteristics.
- In order to understand the details of the CPU's functions Read the H8S/2600 Series, H8S/2000 Series Software Manual.
- In order to understand the details of a register when its name is known
 The addresses, bits, and initial values of the registers are summarized in appendix B, Internal I/O Register.

Example: Bit order: The MSB is on the left and the LSB is on the right.

Related Manuals: The latest versions of all related manuals are available from our web site.

Please ensure you have the latest versions of all documents you require.

http://www.renesas.com/

H8S/2646 Group Manuals:

Document Title	Document No.
H8S/2646 Group Hardware Manual	This manual
H8S/2600 Series, H8S/2000 Series Software Manual	REJ09B0139

Users Manuals for Development Tools:

Document Title	Document No.
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimized Linkage Editor User's Manual	REJ10J2039
H8S, H8/300 Series Simulator Debugger User's Manual	REJ10B0211
High-performance Embedded Workshop User's Manual	REJ10J2037

Application Note:

Document Title	Document No.
H8S Series Technical Q & A	REJ05B0397

Main Revisions for This Edition

Item	Page	Revision (See Manual for Details)
All	_	Company name and brand names amended
		(Before) Renesas Technology Corp.→ (After) Renesas Electronics Corp.
1.1 Overview	4	Table amended
Table 1.1 Overview		Item Specification Memory • Flash memory or mask ROM • High-speed static RAM Product Name ROM RAM H8S/2646, H8S/2646R 128 kbytes 4 kbytes H8S/2648, H8S/2648R
1.3.1 Pin Arrangement	8	Figure amended and note added
Figure 1.2 (1) H8S/2646, H8S/2646R, and H8S/2645 Pin Arrangement (FP-144J/FP- 144JV, FP- 144G/FP-144GV: Top View)		Note: * The FWE pin is a NC pin in the mask ROM versions.
Figure 1.2 (2) H8S/2648, H8S/2648R, and H8S/2647 Pin Arrangement (FP-144J/FP- 144JV, FP- 144G/FP-144GV: Top View)	9	Figure amended and note added Comparison of the comparison of t
2.8.1 Overview	64	Figure amended
Figure 2.14 Processing States		The CPU and all on-chip supporting modules have been initialized and are stopped. Exception-handling state A transient state in which the CPU changes the normal processing flow in response to a reset, trace, interrupt, or trap instruction.

Item	Page	Revision (See Manual for Details)	
2.8.3 Exception-	66	Description amended	
Handling State		The exception-handling state is a transient state tha the CPU alters the normal processing flow due to a interrupt, or trap instruction.	
3.4 Pin Functions	83	Table amended	
in Each Operating		Port Mode 4 Mode 5	
Mode		Port A P/A* P/A*	
		Port B P/A* P/A*	
3.5 Address Map in Each Operating Mode Figure 3.1 (2)	85	Figure amended Mode 7 (advanced single-chip mode)	
Address Map in Each Operating Mode in the H8S/2645 and H8S/2647		H'000000 On-chip ROM	
		H'010000 Reserved area	
		H'FFE800 On-chip RAM	
		H*FFFF80 Internal I/O registers H*FFFF60 Internal I/O registers H*FFFFC0 On-chip RAM	
4.1.1 Exception Handling Types and	87 I	Description amended As table 4.1 indicates, exception handling may be ca	aused by a




reset, trace, direct transition, trap instruction, or interrupt.

Priority

Revision (See Manual for Details) Item Page

4.7 Notes on Use of the Stack

97 Figure amended



5.2.2 Interrupt Priority Registers A to H, J, K, M (IPRA to IPRH, IPRJ, IPRK, IPRM)

Table 5.3 Correspondence between Interrupt Sources and IPR

Table amended

		Dita	
Register	6 to 4	2 to 0	
IPRK	SCI channel 1	SCI channel 2	*2
IPRM	PWM channel 1, 2	HCAN	

Dite

5.4.2 Interrupt Control Mode 0


Settings

117

262

103

Figure amended



9.8.3 Pin **Functions**

Table 9.13 PA7 to PA4 Pin Functions


Table amended

Selection Method and Pin Functions H8S/2646 PA7/A23/ Switches as follows according to the combinations of bits SGS3 to SGS0 of LCD H8S/2646R SEG24 to driver LPCR, bits AE3 to AE0 of PFCR, and bits PA7DDR to PA4DDR of PADDR. PA4/A20/ H8S/2645 Port S Setting of EG output SEG21 SGS3 to SGS0 /2646, H8S/2648, H8S H8S/2646R, H8S/2648R H8S/2645 H8S/2647

Item	Page	Revision (See Manual for Details)
9.8.3 Pin	263	Table amended
Functions		Pin Selection Method and Pin Functions
Table 9.14 PA3 to PA0 Pin Functions		PA3/A19/COM4 to Switches as follows according to the combinations of bits SGS3 to SGS0 of PA0/A16/COM1 LCD driver LPCR, bits AE3 to AE0 of PECR, and bits PA3DDR to PA0DDR of PADDR.
10.7 Usage Notes	391	Description added
		Interrupts and Module Stop Mode: If module stop mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be disabled before entering module stop mode.
		Interrupt in Subactive Mode/Watch Mode: If subactive mode/watch mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source. Interrupts should therefore be disabled before entering subactive mode/watch mode.
12.1.2 Block	420	Figure and note amended
Diagram		Overflow ↓—
Figure 12.1 (a) Block Diagram of WDT0		Interrupt request signal Interrupt control Clock Clock select
		Notes:
		The type of internal reset signal depends on a register setting.
		 In subactive mode and subsleep mode, φ operates as φSUB.
15.1.3 Pin	539	Description amended
Configuration		A bus driver is necessary between the pins and the CAN bus. A HA13721 compatible model is recommended.
15.2.4 Mailbox	546	Table amended
Configuration Register (MBCR)		Bit y MBCRx Description
Bits 15 to 9 and 7 to		0 Corresponding mailbox is set for transmission (Initial value)
0		1 Corresponding mailbox is set for reception
		(x = 15 to 1, y = 15 to 9 and 7 to 0)

Item	Page	Revision	on (See Manual for Details)	
15.2.5 Transmit	547	Table a	amended	
Wait Register (TXPR)		Bit y TXPRx	Description	
Bits 15 to 9 and 7 to 0		0	Transmit message idle state in corresponding mailbox [Clearing condition] Message transmission completion and cancellation completion	(Initial value)
		1	Transmit message transmit wait in corresponding mailbox (CAN bus a	arbitration)
			(x = 15 to 1, y = 1)	5 to 9 and 7 to 0)
15.2.6 Transmit	548	Table a	amended	
Wait Cancel Register (TXCR)		Bit y TXCRx	Description	
Bits 15 to 9 and 7 to		0	Transmit message cancellation idle state in corresponding mailbox	(Initial value)
0			[Clearing condition] Completion of TXPR clearing (when transmit message is canceled no	
		1	TXPR cleared for corresponding mailbox (transmit message cancellat	ion)
			(x = 15 to 1, y = 1)	5 to 9 and 7 to 0)
15.2.7 Transmit	549	Table a	amended	
Acknowledge Register (TXACK)		Bit y TXACKx	Description	
Bits 15 to 9 and 7 to		0	[Clearing condition] Writing 1	(Initial value)
0		1	Completion of message transmission for corresponding mailbox	
			(x = 15 to 1, y = 1)	5 to 9 and 7 to 0)
15.2.8 Abort	550	Table a	amended	
Acknowledge Register (ABACK)		Bit y ABACKx	Description	
Bits 15 to 9 and 7 to		0	[Clearing condition] Writing 1	(Initial value)
0		1	Completion of transmit message cancellation for corresponding mailbo	ox
			(x = 15 to 1, y = 1	5 to 9 and 7 to 0)
15.2.17 Local	564	Table a	amended	
Acceptance Filter Masks (LAFML,		Bit y LAFMHx	Description	
LAFMH)		0	Stored in RX0 (receive-only mailbox) depending on bit match betweer identifier and receive message identifier	n RX0 message (Initial value)
LAFMH Bits 7 to 0 and 15 to 13		1	Stored in RX0 (receive-only mailbox) regardless of bit match between identifier and receive message identifier	
			(x = 15 to 5, y = 15)	5 to 13 and 7 to 0)

Item	Page	Revisi	on (Se	e Manu	al for D	etails)		
15.2.17 Local	564	Descri	ption ar	nd table	amende	ed		
Acceptance Filter Masks (LAFML, LAFMH)		(LAFM	Hx, LA	FMLy):		ask bits for the	8-Bit Identifier Filter 18 bits of the receive	
LAFMH Bits 9 and 8, LAFML bits 15 to 0		Bit y LAFMHx LAFMLy	Descrip	,		,		
O		0			eive-only ma ve message		it match between RX0 message (Initial value)	
		1	Stored i	n RX0 (rec		ailbox) regardless of bit	t match between RX0 message	
							(x = 1 and 0, y = 15 to 0)	
15.2.18 Message	567	Table a	amende	ed				
Control (MC0 to MC15)		Bit 3 DLC3	Bit 2 DLC2	Bit 1 DLC1	Bit 0 DLC0	Description		
MCx[1] Bits 3 to 0—	_	0	0	0	0	Data length = 0 byte	es	
Data Length Code	•			1	1	Data length = 1 byte		
(DLC):					0	Data length = 2 byte		
(DLO).			1	•	1	Data length = 3 byte		
			ı	0	0	Data length = 4 byte		
				1	0	Data length = 5 byte Data length = 6 byte		
				1	1	Data length = 7 byte		
		1	0/1	0/1	0/1	Data length = 8 byte		
		Ė	0/1	0/1	0/1	Data longin – o byto		
15.4 CAN Bus	595	Descri	ption, fi	gure titl	e, and fi	gure amended		
Interface		A bus	transce	iver IC	is neces	sarv to connect	t the H8S/2646 Group	
Figure 15.14 High-								
Speed Interface		chip to a CAN bus. A HA13721 transceiver IC, or compatible device, is recommended.						
Using HA13721		Chip	,				120 Ω	
		Onp						
					\	/c <u>c</u>		
					HA13721			
		Р	ort		DDE Vcc		CAN bus	



Note: NC: No connection

18.4 Usage Notes 669 Newly added



Item	Page	Revision (See Manual for Details)
20.2.2 Mode Transitions Figure 20.2 Flash Memory State Transitions	677	Figure note amended Notes: 2. This LSI transits to programmer mode by using the dedicated PROM programmer.
20.7.2 Program- Verify Mode Figure 20.11 Program/Program- Verify Flowchart	704	Figure title and figure amended Note 6. Whe Pulse Vision Where of Whites in White Time (tipl) passe
		Reprogram data storage area (150 piece) Modificend programming Modificend pr

20.7.3 Erase Mode 705

Description amended

Next, the watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. Set a value of approximately 19.8 ms as the WDT overflow period. ...

Item

Page


707

Revision (See Manual for Details)

20.7.4 Erase-Verify Mode

Figure 20.12 Erase/Erase-Verify Flowchart

Figure title and figure amended



20.11 Programmer 714 Mode


Title and description amended

In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as for a discrete flash memory. Use a PROM programmer that supports the Renesas Technology's 128-kbyte flash memory on-chip MCU device type (FZTAT128V5A).

21.3.1 Connecting 724 a Crystal Resonator

Figure 21.2 Connection of Crystal Resonator (Example)

Figure amended



 $C_{L1} = C_{L2} = 10$ to 22 pF: if $4 \le f \le 16$ MHz $C_{L1} = C_{L2} = 10$ to 15 pF: if $16 < f \le 20$ MHz

REJ09B0257-0700 Rev. 7.00 Page xiv of xxxviii RENESAS Jun 10, 2010

Item	Page	Revision	(See Ma	nual 1	for D	etails)					
21.7 Subclock	728	728 Figure note amended									
Oscillator		Note: * C1 and C2 are reference values that include the parasitic									
Figure 21.6 Example Connection of 32.768 kHz Quartz Oscillator			capacity.								
22.1 Overview	732	Table am	ended								
Table 22.1 LSI		Function	High- Speed	Medium- Speed	Sleep	Module Stop	Watch	Sub- active	Subsleep	Software Standby	Hardware Standby
Internal States in		Peripheral WDT1 functions	Function- ing	Function- ing	Function-	Function- ing	Subclock operation	Subclock operation	Subclock operation	Halted (retained)	Halted (reset)
Each Mode		WDTO	Function-	Function-	Function-	Function-	Halted	Subclock	Subcloc	Halted	Halted
			ing	ing	ing	ing	(retained)	operation	operation	(retained)	(reset)
22.2.5 Module Stop Control	744	Description	on delete	d							
Register (MSTPCR)		MSTPCR and in ha B'11****** initialized	rdware st by a res	andby et and	/ mod	le. MS ardwar	TPCR e star	D is in	nitialize	ed to	
23.3 DC 76											
23.3 DC	761	Table and	d note am	ende	d						
23.3 DC Characteristics	761	Table and	d note am			/lin	Тур	Max	Unit	Test Co	onditions
	761		RES, STBY NMI, FWE, MD2 to MD0	Sym V _⊩ –	nbol N	/lin	Тур	Max 0.5	Unit V	Test Co	onditions
Characteristics Table 23.2 DC	761	Item Input low	RES, STBY NMI, FWE, MD2 to MD0 EXTAL	Sym V −	0.3	-0.3	Тур —	0.5		Test Co	onditions
Characteristics Table 23.2 DC	761	Item Input low	RES, STBY NMI, FWE, MD2 to MD0	Sym V _{1.} −	0.3		Тур — — —	0.5		Test Co	onditions
Characteristics Table 23.2 DC	761	Item Input low	RES, STBY NMI, FWE, MD2 to MD0 EXTAL Ports 1 to 3, A to F, H, J,	Sym V _{1.} −	0.3	0.3 0.3 0.3	Typ	0.5 0.8 0.8 V _{cc} × 0.2	V	Test Co	onditions
Characteristics Table 23.2 DC	761	Item Input low	RES, STBY NMI, FWE, MD2 to MD0 EXTAL Ports 1 to 3, A to F, H, J,	Sym V _{1.} −	0.3	-0.3 -0.3		0.5	V	Test Co	onditions
Characteristics Table 23.2 DC		Item Input low	RES, STBY NMI, FWE, MD2 to MD0 EXTAL Ports 1 to 3, A to F, H, J,	Sym V _{1.} −	0.3	0.3 0.3 0.3		0.5 0.8 0.8 V _{cc} × 0.2	V	Test Co	
Characteristics Table 23.2 DC	761	Item Input low voltage Item Current	RES, STBY NMI, FWE, MD2 to MD0 EXTAL Ports 1 to 3, A to F, H, J,	Sym V _{IL} -	0.3	0.3 0.3 0.3 0.3		0.5 0.8 0.8 $V_{cc} \times 0.2$ $AV_{cc} \times 0.2$	V		nditions
Characteristics Table 23.2 DC		Item Input low voltage	RES, STBY NMI, FWE, MD2 to MD0 EXTAL Ports 1 to 3, A to F, H, J, HRXD Ports 4, 9	Sym V _{IL} -	nbol N	0.3 0.3 0.3 0.3		0.5 0.8 0.8 $V_{cc} \times 0.2$ $AV_{cc} \times 0.$ Max	V V	Test Co	nditions C
Characteristics Table 23.2 DC		Item Input low voltage Item Current dissipation*2 LCD power supply port	RES, STBY NMI, FWE, MD2 to MD0 EXTAL Ports 1 to 3, A to F, H, J, HRXD Ports 4, 9	Sym V _{IL} -	nbol N 0.3	0.3 0.3 0.3 0.3		$\begin{array}{c} 0.5 \\ \\ 0.8 \\ \\ V_{cc} \times 0.2 \\ \\ AV_{cc} \times 0. \end{array}$ $\begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	V V	Test Co	nditions C
Characteristics Table 23.2 DC		Item Input low voltage Item Current dissipation*2 LCD power supply port power supply	RES, STBY NMI, FWE, MD2 to MD0 EXTAL Ports 1 to 3, A to F, H, J, HRxD Ports 4, 9	Sym V ₁₁	nbol N 0.3	0.3 0.3 0.3 0.3		0.5 0.8 $V_{cc} \times 0.2$ $AV_{cc} \times 0.2$ Max 10 80 20	V 2 Unit μΑ	Test Co T _a ≤ 50° 50°C < T _a ≤ 50°	nditions C T,
Characteristics Table 23.2 DC		Item Input low voltage Item Current dissipation*2 LCD power supply port power supply current	RES, STBY NMI, FWE, MD2 to MD0 EXTAL Ports 1 to 3, A to F, H, J, HRxD Ports 4, 9 Standby mo	Sym V _{1.} - 5, K Sym LPI ₀	nbol N 0.3	0.3 0.3 0.3 0.3		0.5 0.8 0.8 $V_{cc} \times 0.2$ $AV_{cc} \times 0.2$	V 2 2 Unit μA mA	Test Co $T_a \le 50^{\circ}$ $50^{\circ}C < $ $T_a \le 50^{\circ}$	nditions C T _a C T _a
Characteristics Table 23.2 DC		Item Input low voltage Item Current dissipation*2 LCD power supply port power supply current Analog power supply	RES, STBY NMI, FWE, MD2 to MD0 EXTAL Ports 1 to 3, A to F, H, J, HRxD Ports 4, 9 Standby mo During operation Standby mo During A/D conversion	Sym V ₁₁	nbol N 0.3	0.3 0.3 0.3 0.3		0.5 0.8 $V_{cc} \times 0.2$ $AV_{cc} \times 0.2$ Max 10 80 20	V2UnitμAmA	Test Co T _a ≤ 50° 50°C < T _a ≤ 50°	nditions C T _a C T _a
Characteristics Table 23.2 DC		Item Input low voltage Item Current dissipation*2 LCD power supply port power supply current Analog power supply current	RES, STBY NMI, FWE, MD2 to MD0 EXTAL Ports 1 to 3, A to F, H, J, HRxD Ports 4, 9 Standby mo During operation Standby mo During A/D conversion Idle	Sym V _{IL} = 0 5, K Sym de LPI _{co} de	nbol N 0.3	0.3 0.3 0.3 0.3	Typ 2.0 — 10 0.1 — 1.0	$\begin{array}{c} 0.5 \\ \\ 0.8 \\ 0.8 \\ \\ V_{cc} \times 0.2 \\ \\ AV_{cc} \times 0. \\ \\ AV_{cc} \times 0. \\ \\ 10 \\ 80 \\ 2.0 \\ \\ 5.0 \\ \end{array}$	V L2 Unit μA mA μA μA	Test Co $T_a \le 50^{\circ}$ 50° C < $T_a \le 50^{\circ}$ 50° C < $T_a \le 50^{\circ}$	onditions C T _s C T _s G O V
Characteristics Table 23.2 DC		Item Input low voltage Item Current dissipation*2 LCD power supply port power supply current Analog power supply	RES, STBY NMI, FWE, MD2 to MD0 EXTAL Ports 1 to 3, A to F, H, J, HRXD Ports 4, 9 Standby mo During operation Standby mo During A/D conversion Idle During A/D conversion	Sym V _{1.} - 5, K Sym LPI _o	nbol N 0.3	0.3 0.3 0.3 0.3	Typ 2.0 — 10 0.1 — 1.0	$\begin{array}{c} 0.5 \\ \\ 0.8 \\ 0.8 \\ \\ V_{cc} \times 0.2 \\ \\ AV_{cc} \times 0. \\ \\ AV_{cc} \times 0. \\ \\ 10 \\ 80 \\ 2.0 \\ \\ \end{array}$	V Linit μA mA μA mA μA mA	Test Co $T_a \le 50^{\circ}$ $50^{\circ}C < $ $T_a \le 50^{\circ}$	onditions C T _s C T _s G O V
Characteristics Table 23.2 DC		Item Input low voltage Item Current dissipation*2 LCD power supply port power supply current Analog power supply current Reference	RES, STBY NMI, FWE, MD2 to MD0 EXTAL Ports 1 to 3, A to F, H, J, HRXD Ports 4, 9 Standby mo During operation Standby mo During A/D conversion Idle During A/D conversion Idle	Sym V _{IL} = 0 5, K Sym de LPI _{co} de		0.3 0.3 0.3 0.3		$\begin{array}{c} 0.5 \\ \\ 0.8 \\ 0.8 \\ \\ V_{cc} \times 0.2 \\ \\ AV_{cc} \times 0. \\ \\ AV_{cc} \times 0. \\ \\ 10 \\ 80 \\ 2.0 \\ \\ 5.0 \\ \end{array}$	V L2 Unit μA mA μA μA	Test Co $T_a \le 50^{\circ}$ 50° C < $T_a \le 50^{\circ}$ 50° C < $T_a \le 50^{\circ}$	onditions C T _s C T _s G O V


Item	Page	Revision (Se	e Manual for De	tails)					
23.3 DC Characteristics	764	 Notes: 3. The values are for V_{RAM} ≤ V_{CC} < 3.0 V, V_{IH} min = V_{CC} -0.1 V, and V_{IL} max = 0.1 V. 4. I_{CC} depends on V_{CC} and f as follows: I_{CC} max. = 1.0 (mA) + 0.72 (mA/(CMHz × V))× V_{CC} × f (at normal operation) I_{CC} max. = 1.0 (mA) + 0.58 (mA/(CMHz × V))× V_{CC} × f (at sleep) 							
Table 23.2 DC Characteristics									
Table 23.3 Permissible Output	765	Table amended							
Currents		Item		Symbol	Min	Тур	Max	Unit	Test condition
		Permissible output low current (per pin)	All output pins except PWM1A to PWM1H, PWM2A to PWM2H	I _{OL}	_	=	10	mA	
			PWM1A to PWM1H,	I _{oL}	_	_	25 m	Α	$T_a = 85^{\circ}C$
			PWM2A to PWM2H		_	_	30	mA	T _a = 25°C
					_	_	40	mA	T _a =-40°C
		Permissible output low current (total)	Total of all output pins except PWM1A to PWM1H, PWM2A to PWM2H	\sum I _{OL}	_	_	80	mA	
			Total of PWM1A to PWM1H, PWM2A to PWM2H	\sum I _{OL}	_	_	150	mA	$T_a = 85^{\circ}C$
					_	_	180	mA	T _a = 25°C
					_	_	220	mA	T _a =-40°C
		Permissible output high current (per pin	All output pins except PWM1A to PWM1H, PWM2A to PWM2H	-I _{OH}	_	_	2.0	mA	
			PWM1A to PWM1H,	-I _{OH}	_	_	25	mA	$T_a = 85^{\circ}C$
			PWM2A to PWM2H		_	_	30	mA	T _a = 25°C
					_	_	40	mA	T _a =-40°C
		Permissible output high current (total)	Total of all output pins except PWM1A to PWM1H, PWM2A to PWM2H	$-\sum$ I _{OH}	_	_	40	mA	
			Tetal of PWM1A to PWM1H, PWM2A to PWM2H	Σ I _{OL}	_	_	150	mA	$T_a = 85^{\circ}C$
					_	_	180	mA	T _a = 25°C
					_	_	220	mA	T _a =-40°C
23.4.4 Timing of	780	Figure amend	ed						<u></u>
On-Chip Supporting Modules		SCKn/					\		
Figure 23.18 SCI Input/Output Timing (Clock Synchronous		TxDn (transmit data)	t _{TXD}						
Mode)		RxDn —			t _{RXS}	t _{RXH}			
		(receive data)	X	_X_	4	<u></u>			X
			6R, H8S/2645: n = 0, 1 8R, H8S/2647: n = 0 to 2						



Page **Revision (See Manual for Details)** Item

23.4.4 Timing of 781 On-Chip Supporting Modules Figure 23.20 HCAN Input/Output Timing

783



23.6 LCD Characteristics

Table 23.9 LCD Characteristics

Table amended

				Conditi	ion		Test
Item	Applicable Pins	Symbol	Min	Тур	Max	Unit	Conditions
Segment driver step-down voltage	SEG1 to SEG24 (H8S/2646, H8S/2646R, H8S/2645)	VDS	_	_	0.6	V	ID = 2 μA* ¹
	SEG1 to SEG40 (H8S/2648, H8S/2648R, H8S/2647)	_					
Common driver step-down voltage	COM1 to COM4	VDC	_	_	0.3	V	ID = 2 μA* ¹
LCD power supply division resistor	R	LCD	40	300	1000	kΩ	Between V1 and V _{ss}
LCD voltage	V1	VLCD	4.5	_	LPV _{cc}	V	*2

Item	Page	Revision	n (See Manual	for De	etails)				
23.7 Flash	784	Table amended							
Memory	70.	Item			Symbol	Min	Тур	Max	Unit
Characteristics		Programming	time*1*2 *4		t,	_	10	200	ms/128 bytes
		Erase time*1*			t _E	_	100	1200	ms/block
Table 23.10 Flash		Reprogrammir			N _{wec}	_	_	100	Times
Memory				setting*1	t _{sswe}	1	1	_	μs
Characteristics		r rogramming	Wait time after PSU bit s		t _{spsu}	50	50	_	μs
			Wait time after P bit sett		t _{sp30}	28	30	32	μs
			Trait anno anto i bit con	9	t _{sp200}	198	200	202	μs
					t _{sp10}	8	10	12	μs
			Wait time after P bit clea	ar*1	t _{op}	5	5	_	μs
			Wait time after PSU bit of		t _{opsu}	5	5	_	μs
			Wait time after PV bit se		t _{spv}	4	4	_	μs
			Wait time after H'FF dur		t _{spv}	2	2	_	μѕ
			Wait time after PV bit cle	ear*1	t	2	2	_	μѕ
			Wait time after SWE bit	clear*1	t _{newe}	100	100	_	μs
			Maximum programming	count*1*4	N	_	_	1000	Times
		Erase	Wait time after SWE bit	setting*1	t _{sswe}	1	1	_	μs
			Wait time after ESU bit s	setting*1	t	100	100	_	μs
			Wait time after E bit sett	ting*1*5	t _{se}	10	10	100	ms
			Wait time after E bit clea	ar*1	t	10	10	_	μs
		-	Wait time after ESU bit of	clear*1	t _{cesu}	10	10	_	μs
			Wait time after EV bit se	etting*1	t _{sev}	20	20	_	μs
		<u>\</u>	Wait time after H'FF dur	mmy	t_{sevr}	2	2	_	με
		V	Wait time after EV bit cle	ear*1	t _{oev}	4	4	_	μѕ
			Wait time after SWE bit	clear*1	t _{cswe}	100	100	_	μѕ
			Maximum erase count*1	1*5	N	12	_	120	Times
C.1 Port 1 Block Diagrams Figure C.1 (a) Port 1 Block Diagram (Pins P10 and P11)	1082	Notes: * Priority	ote amended n = 0 or 1 y order: Output t > DR output	ut com	pare o	utput/	PWM	outpu	ıt > pulse
Figure C.3 (g) Port	1096	Figure no	ote amended						
3 Block Diagram	.000								
•		Notes:	n = 6 or 7						
(Pins P36 and P37)		1. Outpu	ut enable signal	I					
		2. Open	drain control s	ignal					
D.1 Port States in	1120	Table an	nended						
Each Mode	0		иси н	Hardware Standby				Progr	am Execution State
Table D.1 I/O Port		Pin Name N			Software S	Standby N	/lode	Sleep	



т

Н

Т

Т

Port K

HTxD

HRxD

4 to 7

4 to 7

4 to 7

States in Each

(H8S/2646,

H8S/2646R, H8S/2645)

Processing State

I/O port

HTxD output

HRxD input

kept

Н

Т

Item	Page	Revision	on (See I	Manua	al for D	etails)				
D.1 Port States in	1123	23 Table amended								
Each Mode Table D.2 I/O Port	Port Name O Pin Name M PF3/LWR 4		MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Program Execution State Sleep Mode			
States in Each		4	н т	[OPE = 0]	LWR					
Processing State (H8S/2648, H8S/2648R,		5, 6	Т	T	-T [OPE = 1] H	[16-bit bus mode] LWR [Otherwise] I/O port				
H8S/2647)			7	Т	T	kept	I/O port			
•		Port K	4 to 7	Т	Т	kept	I/O port			
		HTxD	4 to 7	Н	Т	Н	HTxD output			
		HRxD	4 to 7	input	Т	Т	HRxD input			



Contents

Secti	on 1	Overview	1
1.1	Overv	iew	1
1.2	Interna	al Block Diagram	6
1.3	Pin De	escription	8
	1.3.1	Pin Arrangement	8
	1.3.2	Pin Functions in Each Operating Mode	10
	1.3.3	Pin Functions	20
Secti	ion 2	CPU	27
2.1	Overv	iew	27
	2.1.1	Features	27
	2.1.2	Differences between H8S/2600 CPU and H8S/2000 CPU	28
	2.1.3	Differences from H8/300 CPU	29
	2.1.4	Differences from H8/300H CPU	29
2.2	CPU (Operating Modes	30
2.3	Addre	ss Space	35
2.4	Regist	er Configuration	36
	2.4.1	Overview	36
	2.4.2	General Registers	37
	2.4.3	Control Registers	38
	2.4.4	Initial Register Values	40
2.5	Data F	Formats	41
	2.5.1	General Register Data Formats	41
	2.5.2	Memory Data Formats	43
2.6	Instruc	ction Set	44
	2.6.1	Overview	44
	2.6.2	Instructions and Addressing Modes	45
	2.6.3	Table of Instructions Classified by Function	46
	2.6.4	Basic Instruction Formats	55
2.7	Addre	ssing Modes and Effective Address Calculation	57
	2.7.1	Addressing Mode	57
	2.7.2	Effective Address Calculation	60
2.8	Proces	sing States	64
	2.8.1	Overview	64
	2.8.2	Reset State	65
	2.8.3	Exception-Handling State	66

	2.8.4	Program Execution State	69
	2.8.5	Bus-Released State	69
	2.8.6	Power-Down State	69
2.9	Basic 7	Ciming	70
	2.9.1	Overview	70
	2.9.2	On-Chip Memory (ROM, RAM)	70
	2.9.3	On-Chip Supporting Module Access Timing	72
	2.9.4	On-Chip HCAN Module Access Timing	74
	2.9.5	External Address Space Access Timing	76
2.10	Usage	Note	76
	2.10.1	TAS Instruction	76
	2.10.2	Caution to Observe when Using Bit Manipulation Instructions	76
Sect	ion 3	MCU Operating Modes	77
3.1		ew	77
	3.1.1	Operating Mode Selection	77
	3.1.2	Register Configuration	78
3.2	Registe	er Descriptions	78
	3.2.1	Mode Control Register (MDCR)	78
	3.2.2	System Control Register (SYSCR)	79
	3.2.3	Pin Function Control Register (PFCR)	80
3.3	Operat	ing Mode Descriptions	82
	3.3.1	Mode 4	82
	3.3.2	Mode 5	82
	3.3.3	Mode 6	82
	3.3.4	Mode 7	82
3.4	Pin Fu	nctions in Each Operating Mode	83
3.5	Addres	ss Map in Each Operating Mode	83
Sect	ion 4	Exception Handling	87
4.1	Overvi	ew	87
	4.1.1	Exception Handling Types and Priority	87
	4.1.2	Exception Handling Operation	88
	4.1.3	Exception Vector Table	88
4.2	Reset.		90
	4.2.1	Overview	90
	4.2.2	Reset Sequence	90
	4.2.3	Interrupts after Reset	92
	4.2.4	State of On-Chip Supporting Modules after Reset Release	93
4.3	Traces		93



4.4	Interru	ıpts	94
4.5	Trap I	nstruction	95
4.6	Stack	Status after Exception Handling	96
4.7	Notes	on Use of the Stack	97
Sect	ion 5	Interrupt Controller	99
5.1	Overv	iew	99
	5.1.1	Features	99
	5.1.2	Block Diagram	100
	5.1.3	Pin Configuration	101
	5.1.4	Register Configuration	101
5.2	Regist	er Descriptions	102
	5.2.1	System Control Register (SYSCR)	102
	5.2.2	Interrupt Priority Registers A to H, J, K, M	
		(IPRA to IPRH, IPRJ, IPRK, IPRM)	103
	5.2.3	IRQ Enable Register (IER)	104
	5.2.4	IRQ Sense Control Registers H and L (ISCRH, ISCRL)	105
	5.2.5	IRQ Status Register (ISR)	106
5.3	Interru	ıpt Sources	107
	5.3.1	External Interrupts	107
	5.3.2	Internal Interrupts	109
	5.3.3	Interrupt Exception Handling Vector Table	109
5.4	Interru	pt Operation	113
	5.4.1	Interrupt Control Modes and Interrupt Operation	113
	5.4.2	Interrupt Control Mode 0	116
	5.4.3	Interrupt Control Mode 2	118
	5.4.4	Interrupt Exception Handling Sequence	120
	5.4.5	Interrupt Response Times	121
5.5	Usage	Notes	122
	5.5.1	Contention between Interrupt Generation and Disabling	122
	5.5.2	Instructions that Disable Interrupts	123
	5.5.3	Times when Interrupts Are Disabled	123
	5.5.4	Interrupts during Execution of EEPMOV Instruction	124
	5.5.5	IRQ Interrupts	124
5.6	DTC .	Activation by Interrupt	124
	5.6.1	Overview	124
	5.6.2	Block Diagram	125
	563	Operation	125

Secti	ion 6	PC Break Controller (PBC)	127
6.1	Overv	<i>r</i> iew	127
	6.1.1	Features	127
	6.1.2	Block Diagram	128
	6.1.3	Register Configuration	129
6.2	Regis	ter Descriptions	129
	6.2.1	Break Address Register A (BARA)	129
	6.2.2	Break Address Register B (BARB)	130
	6.2.3	Break Control Register A (BCRA)	130
	6.2.4	Break Control Register B (BCRB)	132
	6.2.5	Module Stop Control Register C (MSTPCRC)	132
6.3	Opera	tion	133
	6.3.1	PC Break Interrupt Due to Instruction Fetch	133
	6.3.2	PC Break Interrupt Due to Data Access	134
	6.3.3	Notes on PC Break Interrupt Handling	134
	6.3.4	Operation in Transitions to Power-Down Modes	135
	6.3.5	PC Break Operation in Continuous Data Transfer	136
	6.3.6	When Instruction Execution Is Delayed by One State	137
	6.3.7	Additional Notes	138
Secti	ion 7	Bus Controller	139
7.1	Overv	view	139
	7.1.1	Features	139
	7.1.2	Block Diagram	140
	7.1.3	Pin Configuration	141
	7.1.4	Register Configuration	141
7.2	Regis	ter Descriptions	
	7.2.1	Bus Width Control Register (ABWCR)	142
	7.2.2	Access State Control Register (ASTCR)	143
	7.2.3	Wait Control Registers H and L (WCRH, WCRL)	
	7.2.4	Bus Control Register H (BCRH)	148
	7.2.5	Bus Control Register L (BCRL)	150
	7.2.6	Pin Function Control Register (PFCR)	151
7.3	Overv	view of Bus Control	153
	7.3.1	Area Partitioning	153
	7.3.2	Bus Specifications	
	7.3.3	Memory Interfaces	
	7.3.4	Interface Specifications for Each Area	
7.4	Basic	Bus Interface	



	7.4.1	Overview	157
	7.4.2	Data Size and Data Alignment	157
	7.4.3	Valid Strobes	159
	7.4.4	Basic Timing	160
	7.4.5	Wait Control	168
7.5	Burst 1	ROM Interface	170
	7.5.1	Overview	170
	7.5.2	Basic Timing	170
	7.5.3	Wait Control	172
7.6	Idle C	ycle	172
	7.6.1	Operation	172
	7.6.2	Pin States During Idle Cycles	176
7.7	Write	Data Buffer Function	177
7.8	Bus A	rbitration	178
	7.8.1	Overview	178
	7.8.2	Operation	178
	7.8.3	Bus Transfer Timing	178
7.9	Resets	and the Bus Controller	179
Sect	ion 8	Data Transfer Controller (DTC)	181
8.1		iew	
0.1	8.1.1	Features	
	8.1.2	Block Diagram	
	8.1.3	Register Configuration.	
8.2		er Descriptions	
0.2	8.2.1	DTC Mode Register A (MRA)	
	8.2.2	DTC Mode Register B (MRB)	
	8.2.3	DTC Source Address Register (SAR)	
	8.2.4	DTC Destination Address Register (DAR)	
	8.2.5	DTC Transfer Count Register A (CRA)	
	8.2.6	DTC Transfer Count Register B (CRB)	
	8.2.7	DTC Enable Registers (DTCER)	
	8.2.8	DTC Vector Register (DTVECR)	
	8.2.9	Module Stop Control Register A (MSTPCRA)	
8.3		ion	
	8.3.1	Overview	
	8.3.2	Activation Sources	
	8.3.3	DTC Vector Table	
	8.3.4	Location of Register Information in Address Space	
	8.3.5	Normal Mode	



	8.3.6	Repeat Mode	202
	8.3.7	Block Transfer Mode	203
	8.3.8	Chain Transfer	205
	8.3.9	Operation Timing	206
	8.3.10	Number of DTC Execution States	207
	8.3.11	Procedures for Using DTC	209
		Examples of Use of the DTC	
8.4		ots	
8.5	Usage I	Notes	213
~			
		O Ports	
9.1		ew	
9.2	Port 1		
	9.2.1	Overview	
	9.2.2	Register Configuration.	224
	9.2.3	Pin Functions	226
9.3	Port 2		234
	9.3.1	Overview	234
	9.3.2	Register Configuration.	234
	9.3.3	Pin Functions	236
9.4	Port 3		244
	9.4.1	Overview	244
	9.4.2	Register Configuration.	244
	9.4.3	Pin Functions	247
9.5	Port 4		249
	9.5.1	Overview	249
	9.5.2	Register Configuration	250
	9.5.3	Pin Functions	
9.6	Port 5		251
	9.6.1	Overview	251
	9.6.2	Register Configuration.	
	9.6.3	Pin Functions	254
9.7	Port 9		256
	9.7.1	Overview	256
	9.7.2	Register Configuration.	
	9.7.3	Pin Functions	
9.8			
	9.8.1	Overview	
	9.8.2	Register Configuration.	
	0.8.3	Pin Functions	262

	9.8.4	MOS Input Pull-Up Function	264
9.9	Port B		265
	9.9.1	Overview	265
	9.9.2	Register Configuration.	266
	9.9.3	Pin Functions	268
	9.9.4	MOS Input Pull-Up Function	269
9.10	Port C		270
	9.10.1	Overview	270
	9.10.2	Register Configuration	271
	9.10.3	Pin Functions	274
	9.10.4	MOS Input Pull-Up Function	275
9.11	Port D		276
	9.11.1	Overview	276
	9.11.2	Register Configuration	277
	9.11.3	Pin Functions	279
	9.11.4	MOS Input Pull-Up Function	280
9.12	Port E		281
	9.12.1	Overview	281
	9.12.2	Register Configuration	282
	9.12.3	Pin Functions	284
	9.12.4	MOS Input Pull-Up Function	285
9.13	Port F.		286
	9.13.1	Overview	286
	9.13.2	Register Configuration	287
	9.13.3	Pin Functions	289
9.14	Port H		292
	9.14.1	Overview	292
	9.14.2	Register Configuration	292
	9.14.3	Pin Functions	294
9.15	Port J		294
	9.15.1	Overview	294
	9.15.2	Register Configuration	295
	9.15.3	Pin Functions	296
9.16	Port K		297
	9.16.1	Overview	297
	9.16.2	Register Configuration	297
		Pin Functions	
Secti	ion 10	16-Bit Timer Pulse Unit (TPU)	301
10.1	Overvi	ew	301



	10.1.1	Features	301
	10.1.2	Block Diagram	305
	10.1.3	Pin Configuration	306
	10.1.4	Register Configuration	308
10.2	Registe	er Descriptions	310
	10.2.1	Timer Control Register (TCR)	310
	10.2.2	Timer Mode Register (TMDR)	
	10.2.3	Timer I/O Control Register (TIOR)	317
	10.2.4	Timer Interrupt Enable Register (TIER)	330
	10.2.5	Timer Status Register (TSR)	333
	10.2.6	Timer Counter (TCNT)	337
	10.2.7	Timer General Register (TGR)	338
	10.2.8	Timer Start Register (TSTR)	339
	10.2.9	Timer Synchro Register (TSYR)	340
	10.2.10	Module Stop Control Register A (MSTPCRA)	341
10.3	Interfac	ce to Bus Master	342
	10.3.1	16-Bit Registers	342
	10.3.2	8-Bit Registers	342
10.4	Operat	ion	344
	10.4.1	Overview	344
	10.4.2	Basic Functions.	345
	10.4.3	Synchronous Operation	350
		Buffer Operation	
	10.4.5	Cascaded Operation	357
	10.4.6	PWM Modes	359
	10.4.7	Phase Counting Mode	364
10.5		pts	
	10.5.1	Interrupt Sources and Priorities	371
		DTC Activation	
	10.5.3	A/D Converter Activation	373
10.6	_	ion Timing	
		Input/Output Timing	
		Interrupt Signal Timing	
10.7	Usage	Notes	382
Secti	ion 11	Programmable Pulse Generator (PPG)	393
11.1	Overvi	ew	393
	11.1.1	Features	393
	11.1.2	Block Diagram	394
	11.1.3	Pin Configuration.	395



	11.1.4	Registers	. 396
11.2	Register Descriptions		. 397
	11.2.1	Next Data Enable Registers H and L (NDERH, NDERL)	. 397
	11.2.2	Output Data Registers H and L (PODRH, PODRL)	. 399
	11.2.3	Next Data Registers H and L (NDRH, NDRL)	. 399
	11.2.4	Notes on NDR Access	. 399
	11.2.5	PPG Output Control Register (PCR)	. 402
	11.2.6	PPG Output Mode Register (PMR)	. 404
	11.2.7	Port 1 Data Direction Register (P1DDR)	. 407
	11.2.8	Module Stop Control Register A (MSTPCRA)	. 407
11.3		ion	
	11.3.1	Overview	. 408
	11.3.2	Output Timing	. 409
	11.3.3	Normal Pulse Output	. 410
	11.3.4	Non-Overlapping Pulse Output	. 412
		Inverted Pulse Output	
	11.3.6	Pulse Output Triggered by Input Capture	. 416
11.4	Usage	Notes	. 417
Sect	ion 12	Watchdog Timer	419
12.1		ew	
12.1		Features	
		Block Diagram	
		Pin Configuration	
		Register Configuration	
12.2		er Descriptions	
12.2	_	Timer Counter (TCNT)	
		Timer Control/Status Register (TCSR)	
		Reset Control/Status Register (RSTCSR)	
		Notes on Register Access.	
12.3		ion	
	-	Watchdog Timer Operation	
		Interval Timer Operation	
		Timing of Setting Overflow Flag (OVF)	
		Timing of Setting of Watchdog Timer Overflow Flag (WOVF)	
12.4		pts	
12.5		Notes	
	_	Contention between Timer Counter (TCNT) Write and Increment	
		Changing Value of PSS and CKS2 to CKS0	
		Switching between Watchdog Timer Mode and Interval Timer Mode	
	0.0	6	

	12.5.4	Internal Reset in Watchdog Timer Mode	436
		OVF Flag Clearing in Interval Timer Mode	
	12.0.0	0 1 1 mg 0.000 mg m 2000 1 mg 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
Secti	ion 13	Serial Communication Interface (SCI)	437
13.1	Overvi	ew	
	13.1.1	Features	437
	13.1.2	Block Diagram	439
		Pin Configuration	
		Register Configuration.	
13.2	Registe	er Descriptions	442
	_	Receive Shift Register (RSR)	
		Receive Data Register (RDR)	
	13.2.3		
	13.2.4		
	13.2.5		
	13.2.6	Serial Control Register (SCR)	447
	13.2.7		
	13.2.8	Bit Rate Register (BRR)	
		Smart Card Mode Register (SCMR)	
		Module Stop Control Register B (MSTPCRB)	
13.3		ion	
	-	Overview	
	13.3.2	Operation in Asynchronous Mode	467
		Multiprocessor Communication Function	
		Operation in Clocked Synchronous Mode	
13.4		errupts	
13.5		Notes	
	C		
Secti	on 14	Smart Card Interface	505
14.1	Overvi	ew	505
	14.1.1	Features	505
	14.1.2	Block Diagram	506
	14.1.3	Pin Configuration	507
	14.1.4	Register Configuration	508
14.2	Registe	er Descriptions	509
	14.2.1	Smart Card Mode Register (SCMR)	509
		Serial Status Register (SSR)	
	14.2.3		
	14.2.4	Serial Control Register (SCR)	
14.3		ion	



	1421		~1.0
		Overview	
		Pin Connections	
		Data Format	
		Register Settings	
		Clock	
		Data Transfer Operations	
		Operation in GSM Mode	
		Operation in Block Transfer Mode	
14.4	Usage 1	Notes	533
Secti	ion 15	Controller Area Network (HCAN)	537
15.1		ew	
	15.1.1	Features	537
		Block Diagram	
		Pin Configuration	
		Register Configuration.	
15.2		er Descriptions	
	_	Master Control Register (MCR)	
		General Status Register (GSR)	
		Bit Configuration Register (BCR)	
		Mailbox Configuration Register (MBCR)	
		Transmit Wait Register (TXPR)	
		Transmit Wait Cancel Register (TXCR)	
		Transmit Acknowledge Register (TXACK)	
		Abort Acknowledge Register (ABACK)	
		Receive Complete Register (RXPR)	
		Remote Request Register (RFPR)	
		Interrupt Register (IRR)	
		Mailbox Interrupt Mask Register (MBIMR)	
		Interrupt Mask Register (IMR)	
		Receive Error Counter (REC)	
		Transmit Error Counter (TEC)	
		Unread Message Status Register (UMSR)	
		Local Acceptance Filter Masks (LAFML, LAFMH)	
		Message Control (MC0 to MC15)	
		Message Data (MD0 to MD15)	
		Module Stop Control Register C (MSTPCRC)	
15.3		on	
-0.0	-	Hardware and Software Resets	
		Initialization after Hardware Reset	
	10.0.0		٠, ١

	15.3.3	Transmit Mode	578
	15.3.4	Receive Mode	584
	15.3.5	HCAN Sleep Mode	589
	15.3.6	HCAN Halt Mode	592
	15.3.7	Interrupt Interface	593
	15.3.8	DTC Interface	594
15.4	CAN B	us Interface	595
15.5	Usage 1	Notes	596
Secti	ion 16	A/D Converter	601
16.1	Overvi	ew	601
	16.1.1	Features	601
	16.1.2	Block Diagram	602
	16.1.3	Pin Configuration	603
	16.1.4	Register Configuration.	604
16.2	Registe	r Descriptions	605
	16.2.1	A/D Data Registers A to D (ADDRA to ADDRD)	605
	16.2.2	A/D Control/Status Register (ADCSR)	606
	16.2.3	A/D Control Register (ADCR)	609
	16.2.4	Module Stop Control Register A (MSTPCRA)	610
16.3	Interface to Bus Master		
16.4	Operati	on	612
	16.4.1	Single Mode (SCAN = 0)	612
	16.4.2	Scan Mode (SCAN = 1)	614
	16.4.3	Input Sampling and A/D Conversion Time	616
	16.4.4	External Trigger Input Timing	617
16.5	Interruj	pts	618
16.6	Usage 1	Notes	619
Secti	ion 17	Motor Control PWM Timer	625
17.1	Overvi	ew	625
	17.1.1	Features	625
	17.1.2	Block Diagram	626
	17.1.3	Pin Configuration	628
	17.1.4	Register Configuration	629
17.2	Registe	r Descriptions	630
	17.2.1	PWM Control Registers 1 and 2 (PWCR1, PWCR2)	630
	17.2.2	PWM Output Control Registers 1 and 2 (PWOCR1, PWOCR2)	632
	17.2.3	PWM Polarity Registers 1 and 2 (PWPR1, PWPR2)	633
	17.2.4	PWM Counters 1 and 2 (PWCNT1, PWCNT2)	634



	17.2.5	PWM Cycle Registers 1 and 2 (PWCYR1, PWCYR2)	635
	17.2.6	PWM Duty Registers 1A, 1C, 1E, 1G (PWDTR1A, 1C, 1E, 1G)	636
	17.2.7	PWM Buffer Registers 1A, 1C, 1E, 1G (PWBFR1A, 1C, 1E, 1G)	638
	17.2.8	PWM Duty Registers 2A to 2H (PWDTR2A to PWDTR2H)	638
	17.2.9	PWM Buffer Registers 2A to 2D (PWBFR2A to PWBFR2D)	640
	17.2.10) Module Stop Control Register D (MSTPCRD)	641
17.3	Bus Ma	aster Interface	642
	17.3.1	16-Bit Data Registers	642
	17.3.2	8-Bit Data Registers	642
17.4	Operat	ion	643
	17.4.1	PWM Channel 1 Operation	643
	17.4.2	PWM Channel 2 Operation	644
17.5	Usage	Note	646
Sect	ion 18	LCD Controller/Driver	647
18.1	Overvi	ew	647
	18.1.1	Features	647
	18.1.2	Block Diagram	648
	18.1.3	Pin Configuration	649
	18.1.4	Register Configuration	649
18.2	Register Descriptions		650
	_	LCD Port Control Register (LPCR)	
	18.2.2	LCD Control Register (LCR)	653
		LCD Control Register 2 (LCR2)	
		Module Stop Control Register D (MSTPCRD)	
18.3		ion	
	-	Settings up to LCD Display	
		Relationship between LCD RAM and Display	
		Operation in Power-Down Modes	
		Boosting the LCD Drive Power Supply	
18.4		Notes	
	_	Disabling LCD Indications	
C	10	DAM	
		RAM	
19.1		ew	
	19.1.1	Block Diagram	
		Register Configuration	
19.2		er Descriptions	
		System Control Register (SYSCR)	
19.3	Operat	ion	673



19.4	Usage l	Notes	673
Secti	on 20	ROM	675
20.1	Feature	·S	675
20.2	Overvio	ew	676
	20.2.1	Block Diagram	676
	20.2.2	Mode Transitions	677
		On-Board Programming Modes	
	20.2.4	Flash Memory Emulation in RAM	680
	20.2.5	Differences between Boot Mode and User Program Mode	681
		Block Configuration	
20.3	Pin Co	nfiguration	683
20.4		r Configuration	
20.5	Registe	r Descriptions	684
	20.5.1	Flash Memory Control Register 1 (FLMCR1)	684
	20.5.2	Flash Memory Control Register 2 (FLMCR2)	687
	20.5.3	Erase Block Register 1 (EBR1)	688
	20.5.4	Erase Block Register 2 (EBR2)	688
	20.5.5	RAM Emulation Register (RAMER)	689
	20.5.6	Flash Memory Power Control Register (FLPWCR)	691
20.6	On-Boa	ard Programming Modes	691
	20.6.1	Boot Mode	692
	20.6.2	User Program Mode	696
20.7	Flash M	Memory Programming/Erasing	698
	20.7.1	Program Mode	700
	20.7.2	Program-Verify Mode	701
	20.7.3	Erase Mode	705
	20.7.4	Erase-Verify Mode	706
20.8	Protect	ion	708
	20.8.1	Hardware Protection	708
	20.8.2	Software Protection	709
	20.8.3	Error Protection	710
20.9	Flash Memory Emulation in RAM		712
20.10	Interrupt Handling when Programming/Erasing Flash Memory		
20.11	Prograi	nmer Mode	714
	_	Memory and Power-Down States	
	20.12.1	Notes on Power-Down States	715
20.13	Flash Memory Programming and Erasing Precautions		



Secti	on 21	Clock Pulse Generator	721
21.1	Overvi	ew	721
	21.1.1	Block Diagram	721
	21.1.2	Register Configuration	722
21.2	Registe	r Descriptions	722
	21.2.1	System Clock Control Register (SCKCR)	722
	21.2.2	Low-Power Control Register (LPWRCR)	723
21.3		tor	
	21.3.1	Connecting a Crystal Resonator	724
21.4	PLL Ci	rcuit	727
21.5	Mediur	n-Speed Clock Divider	727
21.6	Bus Ma	aster Clock Selection Circuit	728
21.7	Subclo	ck Oscillator	728
21.8	Subclo	ck Waveform Generation Circuit	729
21.9	Note or	n Crystal Resonator	729
Cast	an 22	Davier Davier Madas	721
		Power-Down Modes	
22.1		ew	
22.2		Register Configuration.	
22.2	_	r Descriptions	
		Standby Control Register (SBYCR)	
		System Clock Control Register (SCKCR)	
		Low-Power Control Register (LPWRCR)	
		Timer Control/Status Register (TCSR)	
		Module Stop Control Register (MSTPCR)	
22.3		n-Speed Mode	
22.4	•	Mode	
	22.4.1	r	
		Exiting Sleep Mode	
22.5		e Stop Mode	
		Module Stop Mode	
		Usage Notes	
22.6	Softwa	re Standby Mode	748
	22.6.1	Software Standby Mode	748
	22.6.2		
	22.6.3	Setting Oscillation Stabilization Time after Clearing Software Standby Mode	750
	22.6.4	Software Standby Mode Application Example	750
	22.6.5	Usage Notes	751
22.7	Hardwa	are Standby Mode	752

	22.7.1	W. J. C. W. M. J.	750	
		Hardware Standby Mode		
		Hardware Standby Mode Timing		
22.8		Mode		
		Watch Mode		
		Exiting Watch Mode		
		Notes		
22.9	Subslee	p Mode		
	22.9.1	Subsleep Mode		
	22.9.2	Exiting Subsleep Mode	755	
22.10		ve Mode		
	22.10.1	Subactive Mode	756	
	22.10.2	Exiting Subactive Mode	756	
22.11	Direct 7	Fransitions	757	
	22.11.1	Overview of Direct Transitions	757	
22.12	φ Clock	Output Disabling Function	757	
22.13	Usage I	Notes	758	
Secti	on 23	Electrical Characteristics	759	
23.1	Absolu	te Maximum Ratings	759	
23.2	Power S	Supply Voltage and Operating Frequency Range	760	
23.3				
23.4	AC Characteristics			
	23.4.1	Clock Timing	767	
		Control Signal Timing		
		Bus Timing		
	23.4.4	Timing of On-Chip Supporting Modules		
23.5	A/D Co	nversion Characteristics		
23.6		haracteristics		
23.7		lemory Characteristics		
		, and the second		
Appe	ndix A	Instruction Set	787	
A.1		ion List		
A.2		ion Codes		
A.3		on Code Map		
A.4		r of States Required for Instruction Execution		
A.5		tes During Instruction Execution		
A.6		on Code Modification		
11.0	Conditi	on code modification	330	
Anne	endix B	Internal I/O Register	864	
		S		
J.1	1 1441 00	Z	JUL	



B.2	Functions	S	. 880
Appe	endix C	I/O Port Block Diagrams	1082
C.1		ock Diagrams	
C.2		ock Diagrams	
C.3		ock Diagrams	
C.4	Port 4 Ble	ock Diagram	1097
C.5		ock Diagrams	
C.6	Port 9 Blo	ock Diagram	1102
C.7	Port A Bl	lock Diagram	1103
C.8	Port B Bl	lock Diagram	1104
C.9	Port C Bl	lock Diagram	1105
C.10	Port D Bl	lock Diagram	1106
C.11	Port E Bl	ock Diagram	1107
C.12	Port F Bl	ock Diagrams	1108
C.13	Port G Bl	lock Diagram	1115
C.14	Port J Blo	ock Diagram	1116
C.15	Port K Bl	lock Diagram	1117
Appe	endix D	Pin States	1118
D.1	Port State	es in Each Mode	1118
Appe	endix E	Timing of Transition to and Recovery	
rr		from Hardware Standby Mode	1124
Арре	endix F	Package Dimensions	1125

Section 1 Overview

1.1 Overview

The H8S/2646 Group is a series of microcomputers (MCUs: microcomputer units), built around the H8S/2600 CPU, employing Renesas Electronics's proprietary architecture, and equipped with peripheral functions on-chip.

The H8S/2600 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise, optimized instruction set designed for high-speed operation, and can address a 16-Mbyte linear address space. The instruction set is upward-compatible with H8/300 and H8/300H CPU instructions at the object-code level, facilitating migration from the H8/300, H8/300L, or H8/300H Series.

On-chip peripheral functions required for system configuration include data transfer controller (DTC) bus masters, ROM and RAM memory, a 16-bit timer pulse unit (TPU), programmable pulse generator (PPG), watchdog timer (WDT), serial communication interface (SCI), controller area network (HCAN), A/D converter, motor control PWM timer (PWM), LCD controller/driver (LCDC), and I/O ports.

On-chip ROM is available as 128-kbyte flash memory (F-ZTATTM version)* or 128/64-kbyte mask ROM. ROM is connected to the CPU via a 16-bit data bus, enabling both byte and word data to be accessed in one state. Instruction fetching has been speeded up, and processing speed increased.

Four operating modes, modes 4 to 7, are provided, and there is a choice of single-chip mode or external expansion mode.

The features of the H8S/2646 Group are shown in table 1.1.

Note: * F-ZTAT is a trademark of Renesas Electronics Corp.

Table 1.1 Overview

Item	Specification				
CPU	General-register machine				
	 Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers) 				
	High-speed operation suitable for realtime control				
	Maximum clock rate: 20 MHz				
	High-speed arithmetic operations				
	8/16/32-bit register-register add/subtract : 50 ns				
	16 × 16-bit register-register multiply : 200 ns				
	$16 \times 16 + 42$ -bit multiply and accumulate : 200 ns				
	32 ÷ 16-bit register-register divide : 1000 ns				
	Instruction set suitable for high-speed operation				
	Sixty-nine basic instructions				
	 8/16/32-bit move/arithmetic and logic instructions 				
	 Unsigned/signed multiply and divide instructions 				
	 Multiply-and accumulate instruction 				
	 Powerful bit-manipulation instructions 				
	Two CPU operating modes				
	 Normal mode: 64-kbyte address space (not used on this device) 				
	 Advanced mode: 16-Mbyte address space 				
Bus controller	Address space divided into 8 areas, with bus specifications settable independently for each area				
	Choice of 8-bit or 16-bit access space for each area				
	2-state or 3-state access space can be designated for each area				
	Number of program wait states can be set for each area				
	Direct connection to burst ROM supported				
PC break controller	Supports debugging functions by means of PC break interrupts				
	Two break channels				
Data transfer	Can be activated by internal interrupt or software				
controller (DTC)	Multiple transfers or multiple types of transfer possible for one activation source				
	Transfer possible in repeat mode, block transfer mode, etc.				
	Request can be sent to CPU for interrupt that activated DTC				

Item	Specification
16-bit timer pulse	6-channel 16-bit timer on-chip
unit (TPU)	 Pulse I/O processing capability for up to 16 pins'
	Automatic 2-phase encoder count capability
Programmable	Maximum 8-bit pulse output possible with TPU as time base
pulse generator (PPG)	Output trigger selectable in 4-bit groups
(114)	Non-overlap margin can be set
	Direct output or inverse output setting possible
Watchdog timer	Watchdog timer or interval timer selectable
(WDT) 2 channels	 Operation using subclock supported (WDT1 only)
Serial communica-	Asynchronous mode or synchronous mode selectable
tion interface (SCI) 2 channels	Multiprocessor communication function
(SCI0 and SCI1)	Smart card interface function
H8S/2646,	
H8S/2646R, H8S/2645	
Serial communica-	_
tion interface (SCI)	
3 channels (SCI0, SCI1, and	
SCI2)	
H8S/2648,	
H8S/2648R, H8S/2647	
Controller area	CAN: Ver. 2.0B compliant
network (HCAN) 1	Buffer size: 15 transmit/receive messages, transmit only one message
channels	Filtering of receive messages
A/D converter	Resolution: 10 bits
	Input: 12 channels
	 High-speed conversion: 13.3 μs minimum conversion time
	(at 20-MHz operation)
	Single or scan mode selectable
	Sample and hold circuit
	A/D conversion can be activated by external trigger or timer trigger

Item	Specification					
Motor control PWM	Maximum of 16 10-bit PV	VM outputs				
timer (PWM)	Eight outputs with two ch	annels each bu	uilt in			
	Duty settable between 0 ^d	% and 100%				
	Automatic transfer of buffer register data supported					
	Block transfer and one-word data transfer supported using DTC					
LCD controller/drive	er 24 segments and 4COM ^{*1}					
(LCDC)	 40 segments and 4COM 	*2				
	Display LCD RAM (8 bits	\times 20 bytes (16	0 bits)			
	Segment output pins may	y be selected fo	our at a time as ports			
	On-chip power supply div	ision resistor				
	Notes: 1. In the H8S/2646, H8S/2646R, and H8S/2645.					
	2. In the H8S/2648, H8S/2648R, and H8S/2647.					
I/O ports	92 I/O pins, 16 input-only pins					
Memory	Flash memory or mask ROM					
	High-speed static RAM					
	Product Name	ROM	RAM			
	H8S/2646, H8S/2646R	128 kbytes	4 kbytes			
	H8S/2648, H8S/2648R					
	H8S/2645	64 kbytes	2 kbytes			
	H8S/2647					
-						
Interrupt controller	 Seven external interrupt 	pins (NMI, IRQ	0 to IRQ5)			
	Internal interrupt sources					
	— 43 (H8S/2646, H8S/2646R, H8S/2645)					
	— 47 (H8S/2648, H8S/2648R, H8S/2647)					
	Eight priority levels settable					
Power-down states	 Medium-speed mode 					
	 Sleep mode 					
	 Module-stop mode 					
	 Software standby mode 					
	 Hardware standby mode 					
	 Subclock operation 					

Item	Specif	ication						
Operating modes	Four MCU operating modes							
		CPU			Exter	nal Data Bus		
	Mode	Operating Mode	Description	On-Chip ROM	Initial Value	Maximum Value		
	4	Advanced	On-chip ROM disab expansion mode	oled Disabled	16 bits	16 bits		
	5	_	On-chip ROM disab expansion mode	oled Disabled	8 bits	16 bits		
	6	=	On-chip ROM enab expansion mode	led Enabled	8 bits	16 bits		
	7	_	Single-chip mode	Enabled	_	_		
Clock pulse	On-chip PLL circuit (×1, ×2, ×4)							
generator	Input clock frequency: 4 to 20 MHz							
	Subclock frequency: 32.768 kHz							
Packages	• 14	4-pin plastic	QFP (FP-144)					
Product lineup		Mode	el Name					
	Mask	ROM Versio	n F-ZTAT Version	ROM/RAM (B	ytes) Pa	ackages		
	HD643	32646	HD64F2646R	128 k/4 k	F	P-144J/		
	HD643	32645	_	64 k/2 k	F	P-144JV		
						P-144G/ P-144GV		
	HD643	32648	HD64F2648R	128 k/4 k		P-144J/		
	HD643	32647	_	64 k/2 k		P-144JV		
						P-144G/ P-144GV		
	The H	D64F2646R	and HD64F2648R us	se an FP-144J/F	P-144JV	package.		

1.2 Internal Block Diagram

Figures 1.1 (1) and 1.1 (2) show internal block diagrams.




Figure 1.1 (1) H8S/2646, H8S/2646R, and H8S/2645 Internal Block Diagram




Figure 1.1 (2) H8S/2648, H8S/2648R, and H8S/2647 Internal Block Diagram

1.3 Pin Description

1.3.1 Pin Arrangement

Figure 1.2 (1) shows the pin arrangement of the H8S/2646, H8S/2646R, and H8S/2645, and figure 1.2 (2) shows that of the H8S/2648, H8S/2648R, and H8S/2647.




Figure 1.2 (1) H8S/2646, H8S/2646R, and H8S/2645 Pin Arrangement (FP-144J/FP-144JV, FP-144G/FP-144GV: Top View)




Figure 1.2 (2) H8S/2648, H8S/2648R, and H8S/2647 Pin Arrangement (FP-144J/FP-144JV, FP-144G/FP-144GV: Top View)

1.3.2 Pin Functions in Each Operating Mode

Tables 1.2 (1) and 1.2 (2) show the pin functions in each of the operating modes.

Table 1.2 (1) Pin Functions in Each Operating Mode (H8S/2646, H8S/2646R, H8S/2645)

P	in	N	а	m	e

Pin No.	Mode 4	Mode 5	Mode 6	Mode 7
1	V1	V1	V1	V1
2	V2	V2	V2	V2
3	V3	V3	V3	V3
4	PE0/D0	PE0/D0	PE0/D0	PE0
5	PE1/D1	PE1/D1	PE1/D1	PE1
6	PE2/D2	PE2/D2	PE2/D2	PE2
7	PE3/D3	PE3/D3	PE3/D3	PE3
8	PE4/D4	PE4/D4	PE4/D4	PE4
9	PE5/D5	PE5/D5	PE5/D5	PE5
10	PE6/D6	PE6/D6	PE6/D6	PE6
11	PE7/D7	PE7/D7	PE7/D7	PE7
12	Vss	Vss	Vss	Vss
13	D8	D8	D8	PD0
14	D9	D9	D9	PD1
15	D10	D10	D10	PD2
16	D11	D11	D11	PD3
17	D12	D12	D12	PD4
18	D13	D13	D13	PD5
19	D14	D14	D14	PD6
20	D15	D15	D15	PD7
21	LPVcc	LPVcc	LPVcc	LPVcc
22	A0	A0	PC0/A0/SEG1	PC0/SEG1
23	A1	A1	PC1/A1/SEG2	PC1/SEG2
24	A2	A2	PC2/A2/SEG3	PC2/SEG3
25	A3	A3	PC3/A3/SEG4	PC3/SEG4
26	A4	A4	PC4/A4/SEG5	PC4/SEG5
27	A5	A5	PC5/A5/SEG6	PC5/SEG6

	· ···············					
Pin No.	Mode 4	Mode 5	Mode 6	Mode 7		
28	A6	A6	PC6/A6/SEG7	PC6/SEG7		
29	A7	A7	PC7/A7/SEG8	PC7/SEG8		
30	PB0/A8/SEG9	PB0/A8/SEG9	PB0/A8/SEG9	PB0/SEG9		
31	PB1/A9/SEG10	PB1/A9/SEG10	PB1/A9/SEG10	PB1/SEG10		
32	PB2/A10/SEG11	PB2/A10/SEG11	PB2/A10/SEG11	PB2/SEG11		
33	PB3/A11/SEG12	PB3/A11/SEG12	PB3/A11/SEG12	PB3/SEG12		
34	PB4/A12/SEG13	PB4/A12/SEG13	PB4/A12/SEG13	PB4/SEG13		
35	PB5/A13/SEG14	PB5/A13/SEG14	PB5/A13/SEG14	PB5/SEG14		
36	PB6/A14/SEG15	PB6/A14/SEG15	PB6/A14/SEG15	PB6/SEG15		
37	PB7/A15/SEG16	PB7/A15/SEG16	PB7/A15/SEG16	PB7/SEG16		
38	PF2/WAIT/SEG17	PF2/WAIT/SEG17	PF2/WAIT/SEG17	PF2/SEG17		
39	HWR/SEG18	HWR/SEG18	HWR/SEG18	PF4/SEG18		
40	Vss	Vss	Vss	Vss		
41	RD/SEG19	RD/SEG19	RD/SEG19	PF5/SEG19		
42	AS/SEG20	AS/SEG20	AS/SEG20	PF6/SEG20		
43	PA4/A20/SEG21	PA4/A20/SEG21	PA4/A20/SEG21	PA4/SEG21		
44	PA5/A21/SEG22	PA5/A21/SEG22	PA5/A21/SEG22	PA5/SEG22		
45	PA6/A22/SEG23	PA6/A22/SEG23	PA6/A22/SEG23	PA6/SEG23		
46	PA7/A23/SEG24	PA7/A23/SEG24	PA7/A23/SEG24	PA7/SEG24		
47	PA0/A16/COM1	PA0/A16/COM1	PA0/A16/COM1	PA0/COM1		
48	PA1/A17/COM2	PA1/A17/COM2	PA1/A17/COM2	PA1/COM2		
49	PA2/A18/COM3	PA2/A18/COM3	PA2/A18/COM3	PA2/COM3		
50	PA3/A19/COM4	PA3/A19/COM4	PA3/A19/COM4	PA3/COM4		
51	PWMVss	PWMVss	PWMVss	PWMVss		
52	PH0/PWM1A	PH0/PWM1A	PH0/PWM1A	PH0/PWM1A		
53	PH1/PWM1B	PH1/PWM1B	PH1/PWM1B	PH1/PWM1B		
54	PH2/PWM1C	PH2/PWM1C	PH2/PWM1C	PH2/PWM1C		
55	PH3/PWM1D	PH3/PWM1D	PH3/PWM1D	PH3/PWM1D		
56	PWMVcc	PWMVcc	PWMVcc	PWMVcc		
57	PH4/PWM1E	PH4/PWM1E	PH4/PWM1E	PH4/PWM1E		
58	PH5/PWM1F	PH5/PWM1F	PH5/PWM1F	PH5/PWM1F		

Pin No.	Mode 4	Mode 5	Mode 6	Mode 7
59	PH6/PWM1G	PH6/PWM1G	PH6/PWM1G	PH6/PWM1G
60	PH7/PWM1H	PH7/PWM1H	PH7/PWM1H	PH7/PWM1H
61	PWMVss	PWMVss	PWMVss	PWMVss
62	PJ0/PWM2A	PJ0/PWM2A	PJ0/PWM2A	PJ0/PWM2A
63	PJ1/PWM2B	PJ1/PWM2B	PJ1/PWM2B	PJ1/PWM2B
64	PJ2/PWM2C	PJ2/PWM2C	PJ2/PWM2C	PJ2/PWM2C
65	PJ3/PWM2D	PJ3/PWM2D	PJ3/PWM2D	PJ3/PWM2D
66	PWMVcc	PWMVcc	PWMVcc	PWMVcc
67	PJ4/PWM2E	PJ4/PWM2E	PJ4/PWM2E	PJ4/PWM2E
68	PJ5/PWM2F	PJ5/PWM2F	PJ5/PWM2F	PJ5/PWM2F
69	PJ6/PWM2G	PJ6/PWM2G	PJ6/PWM2G	PJ6/PWM2G
70	PJ7/PWM2H	PJ7/PWM2H	PJ7/PWM2H	PJ7/PWM2H
71	PWMVss	PWMVss	PWMVss	PWMVss
72	MD2	MD2	MD2	MD2
73	MD1	MD1	MD1	MD1
74	MD0	MD0	MD0	MD0
75	P30/TxD0	P30/TxD0	P30/TxD0	P30/TxD0
76	P31/RxD0	P31/RxD0	P31/RxD0	P31/RxD0
77	P32/SCK0/IRQ4	P32/SCK0/IRQ4	P32/SCK0/IRQ4	P32/SCK0/IRQ4
78	P33/TxD1	P33/TxD1	P33/TxD1	P33/TxD1
79	P34/RxD1	P34/RxD1	P34/RxD1	P34/RxD1
80	P35/SCK1/IRQ5	P35/SCK1/IRQ5	P35/SCK1/IRQ5	P35/SCK1/IRQ5
81	P36	P36	P36	P36
82	P37	P37	P37	P37
83	RES	RES	RES	RES
84	NMI	NMI	NMI	NMI
85	STBY	STBY	STBY	STBY
86	PLLVss	PLLVss	PLLVss	PLLVss
87	PLLCAP	PLLCAP	PLLCAP	PLLCAP
88	Vss	Vss	Vss	Vss
89	OSC1	OSC1	OSC1	OSC1

Jun 10, 2010

90	OSC2			
		OSC2	OSC2	OSC2
91	Vcc	Vcc	Vcc	Vcc
92	Vcc	Vcc	Vcc	Vcc
93	VCL	VCL	VCL	VCL
94	XTAL	XTAL	XTAL	XTAL
95	Vss	Vss	Vss	Vss
96	EXTAL	EXTAL	EXTAL	EXTAL
97	FWE	FWE	FWE	FWE
98	PF0/IRQ2	PF0/IRQ2	PF0/IRQ2	PF0/IRQ2
99	PF3/LWR/ADTRG/IRQ3	PF3/LWR/ADTRG/IRQ3	PF3/LWR/ADTRG/IRQ3	PF3/ADTRG/IRQ3
100	PF7/φ	PF7/φ	PF7/φ	PF7/φ
101	P10/PO8/TIOCA0	P10/PO8/TIOCA0	P10/PO8/TIOCA0	P10/PO8/TIOCA0
102	P11/PO9/TIOCB0	P11/PO9/TIOCB0	P11/PO9/TIOCB0	P11/PO9/TIOCB0
103	P12/PO10/TIOCC0/ TCLKA	P12/PO10/TIOCC0/ TCLKA	P12/PO10/TIOCC0/ TCLKA	P12/PO10/TIOCC0/ TCLKA
104	P13/PO11/TIOCD0/ TCLKB	P13/PO11/TIOCD0/ TCLKB	P13/PO11/TIOCD0/ TCLKB	P13/PO11/TIOCD0/ TCLKB
105	P14/PO12/TIOCA1/ IRQ0	P14/PO12/TIOCA1/ IRQ0	P14/PO12/TIOCA1/ IRQ0	P14/PO12/TIOCA1/ IRQ0
106	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC
107	P16/PO14/TIOCA2/ IRQ1	P16/PO14/TIOCA2/ IRQ1	P16/PO14/TIOCA2/ IRQ1	P16/PO14/TIOCA2/ IRQ1
108	P17/PO15/TIOCB2/ TCLKD	P17/PO15/TIOCB2/ TCLKD	P17/PO15/TIOCB2/ TCLKD	P17/PO15/TIOCB2/ TCLKD
109	HTxD	HTxD	HTxD	HTxD
110	HRxD	HRxD	HRxD	HRxD
111	P50	P50	P50	P50
112	P51	P51	P51	P51
113	P52	P52	P52	P52
114	P20/TIOCA3	P20/TIOCA3	P20/TIOCA3	P20/TIOCA3
115	P21/TIOCB3	P21/TIOCB3	P21/TIOCB3	P21/TIOCB3

Pin No.	Mode 4	Mode 5	Mode 6	Mode 7
116	P22/TIOCC3	P22/TIOCC3	P22/TIOCC3	P22/TIOCC3
117	P23/TIOCD3	P23/TIOCD3	P23/TIOCD3	P23/TIOCD3
118	P25/TIOCB4	P25/TIOCB4	P25/TIOCB4	P25/TIOCB4
119	Vcc	Vcc	Vcc	Vcc
120	P24/TIOCA4	P24/TIOCA4	P24/TIOCA4	P24/TIOCA4
121	PK6	PK6	PK6	PK6
122	P27/TIOCB5	P27/TIOCB5	P27/TIOCB5	P27/TIOCB5
123	Vss	Vss	Vss	Vss
124	P26/TIOCA5	P26/TIOCA5	P26/TIOCA5	P26/TIOCA5
125	PK7	PK7	PK7	PK7
126	AVcc	AVcc	AVcc	AVcc
127	Vref	Vref	Vref	Vref
128	P40/AN0	P40/AN0	P40/AN0	P40/AN0
129	P41/AN1	P41/AN1	P41/AN1	P41/AN1
130	P42/AN2	P42/AN2	P42/AN2	P42/AN2
131	P43/AN3	P43/AN3	P43/AN3	P43/AN3
132	P44/AN4	P44/AN4	P44/AN4	P44/AN4
133	P45/AN5	P45/AN5	P45/AN5	P45/AN5
134	P46/AN6	P46/AN6	P46/AN6	P46/AN6
135	P47/AN7	P47/AN7	P47/AN7	P47/AN7
136	P90/AN8	P90/AN8	P90/AN8	P90/AN8
137	P91/AN9	P91/AN9	P91/AN9	P91/AN9
138	P92/AN10	P92/AN10	P92/AN10	P92/AN10
139	P93/AN11	P93/AN11	P93/AN11	P93/AN11
140	P94	P94	P94	P94
141	P95	P95	P95	P95
142	P96	P96	P96	P96
143	P97	P97	P97	P97
144	AVss	AVss	AVss	AVss

Note: In mode 4 and mode 5 the following pins (D8 to D15, A0 to A7, $\overline{\text{RD}}$, $\overline{\text{AS}}$, $\overline{\text{HWR}}$) are used to interface with external ROM. Therefore, these pins must not be set to the SEG signal.

Table 1.2 (2) Pin Functions in Each Operating Mode (H8S/2648, H8S/2648R, H8S/2647)

		1 iii Naiiic						
Pin No.	Mode 4	Mode 5	Mode 6	Mode 7				
1	V1	V1	V1	V1				
2	V2	V2	V2	V2				
3	V3	V3	V3	V3				
4	PE0/D0/SEG1	PE0/D0/SEG1	PE0/D0/SEG1	PE0/SEG1				
5	PE1/D1/SEG2	PE1/D1/SEG2	PE1/D1/SEG2	PE1/SEG2				
6	PE2/D2/SEG3	PE2/D2/SEG3	PE2/D2/SEG3	PE2/SEG3				
7	PE3/D3/SEG4	PE3/D3/SEG4	PE3/D3/SEG4	PE3/SEG4				
8	PE4/D4/SEG5	PE4/D4/SEG5	PE4/D4/SEG5	PE4/SEG5				
9	PE5/D5/SEG6	PE5/D5/SEG6	PE5/D5/SEG6	PE5/SEG6				
10	PE6/D6/SEG7	PE6/D6/SEG7	PE6/D6/SEG7	PE6/SEG7				
11	PE7/D7/SEG8	PE7/D7/SEG8	PE7/D7/SEG8	PE7/SEG8				
12	Vss	Vss	Vss	Vss				
13	D8	D8	D8/SEG9	PD0/SEG9				
14	D9	D9	D9/SEG10	PD1/SEG10				
15	D10	D10	D10/SEG11	PD2/SEG11				
16	D11	D11	D11/SEG12	PD3/SEG12				
17	D12	D12	D12/SEG13	PD4/SEG13				
18	D13	D13	D13/SEG14	PD5/SEG14				
19	D14	D14	D14/SEG15	PD6/SEG15				
20	D15	D15	D15/SEG16	PD7/SEG16				
21	LPVcc	LPVcc	LPVcc	LPVcc				
22	A0	A0	PC0/A0/SEG17	PC0/SEG17				
23	A1	A1	PC1/A1/SEG18	PC1/SEG18				
24	A2	A2	PC2/A2/SEG19	PC2/SEG19				
25	A3	A3	PC3/A3/SEG20	PC3/SEG20				
26	A4	A4	PC4/A4/SEG21	PC4/SEG21				
27	A5	A5	PC5/A5/SEG22	PC5/SEG22				
28	A6	A6	PC6/A6/SEG23	PC6/SEG23				
29	A7	A7	PC7/A7/SEG24	PC7/SEG24				

Pin No.	Mode 4	Mode 5	Mode 6	Mode 7
30	PB0/A8/SEG25	PB0/A8/SEG25	PB0/A8/SEG25	PB0/SEG25
31	PB1/A9/SEG26	PB1/A9/SEG26	PB1/A9/SEG26	PB1/SEG26
32	PB2/A10/SEG27	PB2/A10/SEG27	PB2/A10/SEG27	PB2/SEG27
33	PB3/A11/SEG28	PB3/A11/SEG28	PB3/A11/SEG28	PB3/SEG28
34	PB4/A12/SEG29	PB4/A12/SEG29	PB4/A12/SEG29	PB4/SEG29
35	PB5/A13/SEG30	PB5/A13/SEG30	PB5/A13/SEG30	PB5/SEG30
36	PB6/A14/SEG31	PB6/A14/SEG31	PB6/A14/SEG31	PB6/SEG31
37	PB7/A15/SEG32	PB7/A15/SEG32	PB7/A15/SEG32	PB7/SEG32
38	WAIT/SEG33	WAIT/SEG33	WAIT/SEG33	PF2/SEG33
39	HWR/SEG34	HWR/SEG34	HWR/SEG34	PF4/SEG34
40	Vss	Vss	Vss	Vss
41	RD/SEG35	RD/SEG35	RD/SEG35	PF5/SEG35
42	AS/SEG36	AS/SEG36	AS/SEG36	PF6/SEG36
43	PA4/A20/SEG37	PA4/A20/SEG37	PA4/A20/SEG37	PA4/SEG37
44	PA5/A21/SEG38	PA5/A21/SEG38	PA5/A21/SEG38	PA5/SEG38
45	PA6/A22/SEG39	PA6/A22/SEG39	PA6/A22/SEG39	PA6/SEG39
46	PA7/A23/SEG40	PA7/A23/SEG40	PA7/A23/SEG40	PA7/SEG40
47	PA0/A16/COM1	PA0/A16/COM1	PA0/A16/COM1	PA0/COM1
48	PA1/A17/COM2	PA1/A17/COM2	PA1/A17/COM2	PA1/COM2
49	PA2/A18/COM3	PA2/A18/COM3	PA2/A18/COM3	PA2/COM3
50	PA3/A19/COM4	PA3/A19/COM4	PA3/A19/COM4	PA3/COM4
51	PWMVss	PWMVss	PWMVss	PWMVss
52	PH0/PWM1A	PH0/PWM1A	PH0/PWM1A	PH0/PWM1A
53	PH1/PWM1B	PH1/PWM1B	PH1/PWM1B	PH1/PWM1B
54	PH2/PWM1C	PH2/PWM1C	PH2/PWM1C	PH2/PWM1C
55	PH3/PWM1D	PH3/PWM1D	PH3/PWM1D	PH3/PWM1D
56	PWMVcc	PWMVcc	PWMVcc	PWMVcc
57	PH4/PWM1E	PH4/PWM1E	PH4/PWM1E	PH4/PWM1E
58	PH5/PWM1F	PH5/PWM1F	PH5/PWM1F	PH5/PWM1F
59	PH6/PWM1G	PH6/PWM1G	PH6/PWM1G	PH6/PWM1G
60	PH7/PWM1H	PH7/PWM1H	PH7/PWM1H	PH7/PWM1H

Pin No.	Mode 4	Mode 5	Mode 6	Mode 7
61	PWMVss	PWMVss	PWMVss	PWMVss
62	PJ0/PWM2A	PJ0/PWM2A	PJ0/PWM2A	PJ0/PWM2A
63	PJ1/PWM2B	PJ1/PWM2B	PJ1/PWM2B	PJ1/PWM2B
64	PJ2/PWM2C	PJ2/PWM2C	PJ2/PWM2C	PJ2/PWM2C
65	PJ3/PWM2D	PJ3/PWM2D	PJ3/PWM2D	PJ3/PWM2D
66	PWMVcc	PWMVcc	PWMVcc	PWMVcc
67	PJ4/PWM2E	PJ4/PWM2E	PJ4/PWM2E	PJ4/PWM2E
68	PJ5/PWM2F	PJ5/PWM2F	PJ5/PWM2F	PJ5/PWM2F
69	PJ6/PWM2G	PJ6/PWM2G	PJ6/PWM2G	PJ6/PWM2G
70	PJ7/PWM2H	PJ7/PWM2H	PJ7/PWM2H	PJ7/PWM2H
71	PWMVss	PWMVss	PWMVss	PWMVss
72	MD2	MD2	MD2	MD2
73	MD1	MD1	MD1	MD1
74	MD0	MD0	MD0	MD0
75	P30/TxD0	P30/TxD0	P30/TxD0	P30/TxD0
76	P31/RxD0	P31/RxD0	P31/RxD0	P31/RxD0
77	P32/SCK0/IRQ4	P32/SCK0/IRQ4	P32/SCK0/IRQ4	P32/SCK0/IRQ4
78	P33/TxD1	P33/TxD1	P33/TxD1	P33/TxD1
79	P34/RxD1	P34/RxD1	P34/RxD1	P34/RxD1
80	P35/SCK1/IRQ5	P35/SCK1/IRQ5	P35/SCK1/IRQ5	P35/SCK1/IRQ5
81	P36	P36	P36	P36
82	P37	P37	P37	P37
83	RES	RES	RES	RES
84	NMI	NMI	NMI	NMI
85	STBY	STBY	STBY	STBY
86	PLLVss	PLLVss	PLLVss	PLLVss
87	PLLCAP	PLLCAP	PLLCAP	PLLCAP
88	Vss	Vss	Vss	Vss
89	OSC1	OSC1	OSC1	OSC1
90	OSC2	OSC2	OSC2	OSC2

Pin No.	Mode 4 Mode 5		Mode 6	Mode 7
91	Vcc	Vcc	Vcc	Vcc
92	Vcc	Vcc	Vcc	Vcc
93	VCL	VCL	VCL	VCL
94	XTAL	XTAL	XTAL	XTAL
95	Vss	Vss	Vss	Vss
96	EXTAL	EXTAL	EXTAL	EXTAL
97	FWE	FWE	FWE	FWE
98	PF0/IRQ2	PF0/IRQ2	PF0/IRQ2	PF0/IRQ2
99	PF3/LWR/ADTRG/IRC	3 PF3/LWR/ADTRG/IRC	Q3 PF3/LWR/ADTRG/IRC	Q3 PF3/ADTRG/IRQ3
100	PF7/φ	PF7/ф	PF7/φ	PF7/φ
101	P10/PO8/TIOCA0	P10/PO8/TIOCA0	P10/PO8/TIOCA0	P10/PO8/TIOCA0
102	P11/PO9/TIOCB0	P11/PO9/TIOCB0	P11/PO9/TIOCB0	P11/PO9/TIOCB0
103	P12/PO10/TIOCC0/ TCLKA	P12/PO10/TIOCC0/ TCLKA	P12/PO10/TIOCC0/ TCLKA	P12/PO10/TIOCC0/ TCLKA
104	P13/PO11/TIOCD0/ TCLKB	P13/PO11/TIOCD0/ TCLKB	P13/PO11/TIOCD0/ TCLKB	P13/PO11/TIOCD0/ TCLKB
105	P14/PO12/TIOCA1/ IRQ0	P14/PO12/TIOCA1/ IRQ0	P14/PO12/TIOCA1/ IRQ0	P14/PO12/TIOCA1/ IRQ0
106	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC
107	P16/PO14/TIOCA2/ IRQ1	P16/PO14/TIOCA2/ IRQ1	P16/PO14/TIOCA2/ IRQ1	P16/PO14/TIOCA2/ IRQ1
108	P17/PO15/TIOCB2/ TCLKD	P17/PO15/TIOCB2/ TCLKD	P17/PO15/TIOCB2/ TCLKD	P17/PO15/TIOCB2/ TCLKD
109	HTxD	HTxD	HTxD	HTxD
110	HRxD	HRxD	HRxD	HRxD
111	P50/TxD2	P50/TxD2	P50/TxD2	P50/TxD2
112	P51/RxD2	P51/RxD2	P51/RxD2	P51/RxD2
113	P52/SCK2	P52/SCK2	P52/SCK2	P52/SCK2
114	P20/TIOCA3	P20/TIOCA3	P20/TIOCA3	P20/TIOCA3
115	P21/TIOCB3	P21/TIOCB3	P21/TIOCB3	P21/TIOCB3
116	P22/TIOCC3	P22/TIOCC3	P22/TIOCC3	P22/TIOCC3

Pin No.	Mode 4	Mode 5	Mode 6	Mode 7
117	P23/TIOCD3	P23/TIOCD3	P23/TIOCD3	P23/TIOCD3
118	P25/TIOCB4	P25/TIOCB4	P25/TIOCB4	P25/TIOCB4
119	Vcc	Vcc	Vcc	Vcc
120	P24/TIOCA4	P24/TIOCA4	P24/TIOCA4	P24/TIOCA4
121	PK6	PK6	PK6	PK6
122	P27/TIOCB5	P27/TIOCB5	P27/TIOCB5	P27/TIOCB5
123	Vss	Vss	Vss	Vss
124	P26/TIOCA5	P26/TIOCA5	P26/TIOCA5	P26/TIOCA5
125	PK7	PK7	PK7	PK7
126	AVcc	AVcc	AVcc	AVcc
127	Vref	Vref	Vref	Vref
128	P40/AN0	P40/AN0	P40/AN0	P40/AN0
129	P41/AN1	P41/AN1	P41/AN1	P41/AN1
130	P42/AN2	P42/AN2	P42/AN2	P42/AN2
131	P43/AN3	P43/AN3	P43/AN3	P43/AN3
132	P44/AN4	P44/AN4	P44/AN4	P44/AN4
133	P45/AN5	P45/AN5	P45/AN5	P45/AN5
134	P46/AN6	P46/AN6	P46/AN6	P46/AN6
135	P47/AN7	P47/AN7	P47/AN7	P47/AN7
136	P90/AN8	P90/AN8	P90/AN8	P90/AN8
137	P91/AN9	P91/AN9	P91/AN9	P91/AN9
138	P92/AN10	P92/AN10	P92/AN10	P92/AN10
139	P93/AN11	P93/AN11	P93/AN11	P93/AN11
140	P94	P94	P94	P94
141	P95	P95	P95	P95
142	P96	P96	P96	P96
143	P97	P97	P97	P97
144	AVss	AVss	AVss	AVss

Note: In mode 4 and mode 5 the following pins (D8 to D15, A0 to A7, $\overline{\text{RD}}$, $\overline{\text{AS}}$, $\overline{\text{HWR}}$) are used to interface with external ROM. Therefore, these pins must not be set to the SEG signal.

Page 20 of 1126

1.3.3 Pin Functions

Table 1.3 outlines the pin functions of the H8S/2646.

Table 1.3 Pin Functions

Туре	Symbol	I/O	Name and Function
Type Power	Vcc	Input	Power supply: For connection to the power supply. All Vcc pins should be connected to the system power supply.
	PWMVcc	Input	PWM port power supply: Power supply pin for port H, port J, and the motor control PWM timer output
	LPVcc	Input	Port power supply: Power supply pin for ports A, B, C, D, E, and part of port F (PF2 and PF4 to PF6)
	V1, V2, V3	Input	LCD power supply: Power supply pin for LCD controller/driver. There is an on-chip power supply division resistor, so this pin is normally left open. Power supply conditions: LPVcc \geq V1 \geq V2 \geq V3 \geq Vss
	Vss	Input	Ground: For connection to ground (0 V). All Vss pins should be connected to the system power supply (0 V).
	PWMVss	Input	Ground: Power supply pin for port H, port J, and the motor control PWM timer output. Connect all pins to the system power supply (0 V)
	VCL	Input	On-chip step-down power supply pin: Pin for connecting the on-chip step-down power supply to a capacitor for voltage stabilization. Connect to Vss via a 0.1 µF capacitor (which should be located near the pin). Do not connect this pin to an external power supply.
Clock	PLLVss	Input	PLL ground: Ground for on-chip PLL oscillator.
	PLLCAP	Input	PLL capacitance: External capacitance pin for on-chip PLL oscillator.
	XTAL	Input	Connects to a crystal oscillator. See section 21, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator.
			Use a crystal resonator for the system clock pulse generator. External clock drive cannot be used.
	EXTAL	Input	Connects to a crystal oscillator. See section 21, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator.

Туре	Symbol	I/O	Name a	and Func	tion			
Clock	OSC1	Input	See se	Subclock: Connects to a 32 kHz crystal oscillator. See section 21, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator.				
	OSC2	Input	See se	Subclock: Connects to a 32 kHz crystal oscillator. See section 21, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator.				
	ф	Output	System device.	clock: Su	ipplies the	system clock to an external		
Operating mode control	MD2 to MD0	Input	Mode pins: These pins set the operating mode. The relation between the settings of pins MD2 to I and the operating mode is shown below. These pi should not be changed while the H8S/2646 Group operating.					
			MD2	MD1	MD0	Operating Mode		
			0	0	0	_		
					1	_		
				1	0	_		
					1	_		
			1	0	0	Mode 4		
					1	Mode 5		
				1	0	Mode 6		
					1	Mode 7		
System control	RES	Input	Reset in	nput: Whe	en this pin	is driven low, the chip is		
	STBY	Input			his pin is d e standby	Iriven low, a transition is mode.		
	FWE	Input	Flash write enable: Pin for flash memory use (in planning stage).					
Interrupts	NMI	Input	Nonmaskable interrupt: Requests a nonmaskable interrupt. When this pin is not used, it should be fixed high.					
	IRQ5 to IRQ0	Input		ot request ole interru		ese pins request a		
Address bus	A23 to A0	Output	Addres	s bus: The	ese pins o	utput an address.		

Туре	Symbol	I/O	Name and Function
Data bus	D15 to D0	I/O	Data bus: These pins constitute a bidirectional data bus.
Bus control	ĀS	Output	Address strobe: When this pin is low, it indicates that address output on the address bus is enabled.
	RD	Output	Read: When this pin is low, it indicates that the external address space can be read.
	HWR	Output	High write: A strobe signal that writes to external space and indicates that the upper half (D15 to D8) of the data bus is enabled.
	LWR	Output	Low write: A strobe signal that writes to external space and indicates that the lower half (D7 to D0) of the data bus is enabled.
	WAIT	Input	Wait: It is necessary to insert a wait state into the bus cycle when accessing the external three-state address space.
16-bit timer pulse unit (TPU)	TCLKD to TCLKA	Input	Clock input D to A: These pins input an external clock.
	TIOCAO, TIOCBO, TIOCCO, TIOCDO	I/O	Input capture/ output compare match A0 to D0: The TGR0A to TGR0D input capture input or output compare output, or PWM output pins.
	TIOCA1, TIOCB1	I/O	Input capture/ output compare match A1 and B1: The TGR1A and TGR1B input capture input or output compare output, or PWM output pins.
	TIOCA2, TIOCB2	I/O	Input capture/ output compare match A2 and B2: The TGR2A and TGR2B input capture input or output compare output, or PWM output pins.
	TIOCA3, TIOCB3, TIOCC3, TIOCD3	I/O	Input capture/ output compare match A3 to D3: The TGR3A to TGR3D input capture input or output compare output, or PWM output pins.
	TIOCA4, TIOCB4	I/O	Input capture/output compare match A4 and B4: The TGR4A and TGR4B input capture input or output compare output, or PWM output pins.
	TIOCA5, TIOCB5	I/O	Input capture/output compare match A5 and B5: The TGR5A and TGR5B input capture input or output compare output, or PWM output pins.

Туре	Symbol	I/O	Name and Function
Programmable pulse generator (PPG)	PO15 to PO8	Output	Pulse output 15 to 8: Pulse output pins.
Serial	TxD1, TxD0	Output	Transmit data: Data output pins.
communication interface (SCI)/	RxD1, RxD0	Input	Receive data: Data input pins.
Smart Card interface H8S/2646, H8S/2646R, H8S/2645	SCK1, SCK0	I/O	Serial clock: Clock I/O pins. The SCK0 output type is NMOS push-pull.
Serial communication	TxD2 to TxD0	Output	Transmit data: Data output pins.
interface (SCI)/ Smart Card interface	RxD2 to RxD0	Input	Receive data: Data input pins.
H8S/2648, H8S/2648R, H8S/2647	SCK2 to SCK0	I/O	Serial clock: Clock I/O pins. The SCK0 output type is NMOS push-pull.
HCAN	HTxD	Output	HCAN transmit data: Pin for CAN bus transmission.
	HRxD	Input	HCAN receive data: Pin for CAN bus reception.
A/D converter	AN11 to AN0	Input	Analog 11 to 0: Analog input pins.
	ADTRG	Input	A/D conversion external trigger input: Pin for input of an external trigger to start A/D conversion.
	AVcc	Input	Analog power supply: A/D converter power supply pin. If the A/D converter is not used, connect this pin to the system power supply (+5 V).
	AVss	Input	Analog ground: Analog circuit ground and reference voltage. Connect this pin to the system power supply (0 V).
	Vref	Input	Analog reference power supply: A/D converter reference voltage input pin. If the A/D converter is not used, connect this pin to the system power supply (+5 V).
Motor control PWM	PWM1H to PWM1A	Output	PWM output: Motor control PWM channel 1 output pins.
	PWM2H to PWM2A	Output	PWM output: Motor control PWM channel 2 output pins.

Туре	Symbol	I/O	Name and Function
LCD controller/ driver	SEG24 to SEG1 (H8S/2646, H8S/2646R, H8S/2645)	Output	LCD segment output: LCD segment output pins.
	SEG40 to SEG1 (H8S/2648, H8S/2648R, H8S/2647)		
	COM4 to COM1	Output	LCD common output: LCD common output pins
I/O ports	P17 to P10	I/O	Port 1: 8-bit I/O pins. Input or output can be designated for each bit by means of the port 1 data direction register (P1DDR).
	P27 to P20	I/O	Port 2: 8-bit I/O pins. Input or output can be designated for each bit by means of the port 2 data direction register (P2DDR).
	P37 to P30	I/O	Port 3: 8-bit I/O pins. Input or output can be designated for each bit by means of the port 3 data direction register (P3DDR).
	P47 to P40	Input	Port 4: 8-bit input pins.
	P52 to P50	I/O	Port 5: 3-bit I/O pins. Input or output can be designated for each bit by means of the port 5 data direction register (P5DDR).
	P97 to P90	Input	Port 9: 8-bit input pins.
	PA7 to PA0	I/O	Port A: 8-bit I/O pins. Input or output can be designated for each bit by means of the port A data direction register (PADDR).
	PB7 to PB0	I/O	Port B: 8-bit I/O pins. Input or output can be designated for each bit by means of the port B data direction register (PBDDR).
	PC7 to PC0	I/O	Port C: 8-bit I/O pins. Input or output can be designated for each bit by means of the port C data direction register (PCDDR).
	PD7 to PD0	I/O	Port D: 8-bit I/O pins. Input or output can be designated for each bit by means of the port D data direction register (PDDDR).
	PE7 to PE0	I/O	Port E: 8-bit I/O pins. Input or output can be designated for each bit by means of the port E data direction register (PEDDR).

Туре	Symbol	I/O	Name and Function
I/O ports	PF7 to PF2, PF0	I/O	Port F: 7-bit I/O pins. Input or output can be designated for each bit by means of the port F data direction register (PFDDR).
	PH7 to PH0	I/O	Port H: 8-bit I/O pins. Input or output can be designated for each bit by means of the port H data direction register (PHDDR).
	PJ7 to PJ0	I/O	Port J: 8-bit I/O pins. Input or output can be designated for each bit by means of the port J data direction register (PJDDR).
	PK6 to PK7	I/O	Port K: 2-bit I/O pins. Input or output can be designated for each bit by means of the port K data direction register (PKDDR).

Section 2 CPU

2.1 Overview

The H8S/2600 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2600 CPU has sixteen 16-bit general registers, can address a 16-Mbyte (architecturally 4-Gbyte) linear address space, and is ideal for realtime control.

2.1.1 **Features**

The H8S/2600 CPU has the following features.

- Upward-compatible with H8/300 and H8/300H CPUs
 - Can execute H8/300 and H8/300H object programs
- General-register architecture
 - Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
- Sixty-nine basic instructions
 - 8/16/32-bit arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
 - Multiply-and-accumulate instruction
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Memory indirect [@@aa:8]
- 16-Mbyte address space
 - Program: 16 Mbytes
 - Data: 16 Mbytes (4 Gbyte architecturally)

· High-speed operation

— All frequently-used instructions execute in one or two states

— Maximum clock rate: 20 MHz

— 8/16/32-bit register-register add/subtract: 50 ns

-- 8 × 8-bit register-register multiply: 150 ns

— 16 ÷ 8-bit register-register divide: 600 ns

— 16×16 -bit register-register multiply: 200 ns

 $-32 \div 16$ -bit register-register divide: 1000 ns

• Two CPU operating modes

- Normal mode*
- Advanced mode

Note: * Not available in the H8S/2646 Group.

Power-down state

- Transition to power-down state by SLEEP instruction
- CPU clock speed selection

2.1.2 Differences between H8S/2600 CPU and H8S/2000 CPU

The differences between the H8S/2600 CPU and the H8S/2000 CPU are as shown below.

• Register configuration

The MAC register is supported only by the H8S/2600 CPU.

Basic instructions

The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported only by the H8S/2600 CPU.

Number of execution states

The number of execution states of the MULXU and MULXS instructions is different in each CPU.

Execution States

Instruction	Mnemonic	H8S/2600	H8S/2000	
MULXU	MULXU.B Rs, Rd	3	12	
	MULXU.W Rs, ERd	4	20	
MULXS	MULXS.B Rs, Rd	4	13	
	MULXS.W Rs, ERd	5	21	

In addition, there are differences in address space, CCR and EXR register functions, power-down modes, etc., depending on the model.

2.1.3 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8S/2600 CPU has the following enhancements.

- More general registers and control registers
 - Eight 16-bit expanded registers, and one 8-bit and two 32-bit control registers, have been added.
- Expanded address space
 - Normal mode* supports the same 64-kbyte address space as the H8/300 CPU.
 - Advanced mode supports a maximum 16-Mbyte address space.

Note: * Not available in the H8S/2646 Group.

- Enhanced addressing
 - The addressing modes have been enhanced to make effective use of the 16-Mbyte address space.
- Enhanced instructions
 - Addressing modes of bit-manipulation instructions have been enhanced.
 - Signed multiply and divide instructions have been added.
 - A multiply-and-accumulate instruction has been added.
 - Two-bit shift instructions have been added.
 - Instructions for saving and restoring multiple registers have been added.
 - A test and set instruction has been added.
- Higher speed
 - Basic instructions execute twice as fast.

2.1.4 Differences from H8/300H CPU

In comparison to the H8/300H CPU, the H8S/2600 CPU has the following enhancements.

- Additional control register
 - One 8-bit and two 32-bit control registers have been added.
- Enhanced instructions
 - Addressing modes of bit-manipulation instructions have been enhanced.
 - A multiply-and-accumulate instruction has been added.

- Two-bit shift instructions have been added.
- Instructions for saving and restoring multiple registers have been added.
- A test and set instruction has been added.
- Higher speed
 - Basic instructions execute twice as fast.

2.2 **CPU Operating Modes**

The H8S/2600 CPU has two operating modes: normal and advanced. Normal mode* supports a maximum 64-kbyte address space. Advanced mode supports a maximum 16-Mbyte total address space (architecturally a maximum 16-Mbyte program area and a maximum of 4 Gbytes for program and data areas combined). The mode is selected by the mode pins of the microcontroller.

Note: * Not available in the H8S/2646 Group.




Figure 2.1 CPU Operating Modes

(1) Normal Mode (Not Available in the H8S/2646 Group)

The exception vector table and stack have the same structure as in the H8/300 CPU.

Address Space: A maximum address space of 64 kbytes can be accessed.

Extended Registers (En): The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can contain any value, even when the corresponding general register (Rn) is used as an address register. If the general register is referenced in the register indirect addressing mode with pre-decrement (@-Rn)

or post-increment (@Rn+) and a carry or borrow occurs, however, the value in the corresponding extended register (En) will be affected.

Instruction Set: All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.

Exception Vector Table and Memory Indirect Branch Addresses: In normal mode the top area starting at H'0000 is allocated to the exception vector table. One branch address is stored per 16 bits (figure 2.2). The exception vector table differs depending on the microcontroller. For details of the exception vector table, see section 4, Exception Handling.




Figure 2.2 Exception Vector Table (Normal Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In normal mode the operand is a 16-bit word operand, providing a 16-bit branch address. Branch addresses can be stored in the top area from H'0000 to H'00FF. Note that this area is also used for the exception vector table.

Stack Structure: When the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown in figure 2.3. When EXR is invalid, it is not pushed onto the stack. For details, see section 4, Exception Handling.




Figure 2.3 Stack Structure in Normal Mode

(2) Advanced Mode

Address Space: Linear access is provided to a 16-Mbyte maximum address space (architecturally a maximum 16-Mbyte program area and a maximum 4-Gbyte data area, with a maximum of 4 Gbytes for program and data areas combined).

Extended Registers (En): The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers or address registers.

Instruction Set: All instructions and addressing modes can be used.

Exception Vector Table and Memory Indirect Branch Addresses: In advanced mode the top area starting at H'00000000 is allocated to the exception vector table in units of 32 bits. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (figure 2.4). For details of the exception vector table, see section 4, Exception Handling.




Figure 2.4 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In advanced mode the operand is a 32-bit longword operand, providing a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is regarded as H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF. Note that the first part of this range is also the exception vector table.

Stack Structure: In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown in figure 2.5. When EXR is invalid, it is not pushed onto the stack. For details, see section 4, Exception Handling.




Figure 2.5 Stack Structure in Advanced Mode

2.3 Address Space

Figure 2.6 shows a memory map of the H8S/2600 CPU. The H8S/2600 CPU provides linear access to a maximum 64-kbyte address space in normal mode, and a maximum 16-Mbyte (architecturally 4-Gbyte) address space in advanced mode.




Figure 2.6 Memory Map

2.4 Register Configuration

2.4.1 Overview

The CPU has the internal registers shown in figure 2.7. There are two types of registers: general registers and control registers.




Figure 2.7 CPU Registers

2.4.2 General Registers

The CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit registers.

Figure 2.8 illustrates the usage of the general registers. The usage of each register can be selected independently.




Figure 2.8 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.9 shows the stack.




Figure 2.9 Stack

2.4.3 Control Registers

The control registers are the 24-bit program counter (PC), 8-bit extended control register (EXR), 8-bit condition-code register (CCR), and 64-bit multiply-accumulate register (MAC).

(1) Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0.)

(2) Extended Control Register (EXR)

This 8-bit register contains the trace bit (T) and three interrupt mask bits (I2 to I0).

Bit 7—Trace Bit (T): Selects trace mode. When this bit is cleared to 0, instructions are executed in sequence. When this bit is set to 1, a trace exception is generated each time an instruction is executed.

Bits 6 to 3—Reserved: These bits are reserved. They are always read as 1.

Bits 2 to 0—Interrupt Mask Bits (I2 to I0): These bits designate the interrupt mask level (0 to 7). For details, refer to section 5, Interrupt Controller.

Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XORC instructions. All interrupts, including NMI, are disabled for three states after one of these instructions is executed, except for STC.

(3) Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Bit 7—Interrupt Mask Bit (I): Masks interrupts other than NMI when set to 1. (NMI is accepted regardless of the I bit setting.) The I bit is set to 1 by hardware at the start of an exception-handling sequence. For details, refer to section 5, Interrupt Controller.

Bit 6—User Bit or Interrupt Mask Bit (UI): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interrupt mask bit. For details, refer to section 5, Interrupt Controller.

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

Bit 4—User Bit (U): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

Bit 3—Negative Flag (N): Stores the value of the most significant bit (sign bit) of data.

Bit 2—Zero Flag (Z): Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave some or all of the flag bits unchanged. For the action of each instruction on the flag bits, refer to appendix A.1, Instruction List.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

(4) Multiply-Accumulate Register (MAC)

This 64-bit register stores the results of multiply-and-accumulate operations. It consists of two 32-bit registers denoted MACH and MACL. The lower 10 bits of MACH are valid; the upper bits are a sign extension.

2.4.4 Initial Register Values

Reset exception handling loads the CPU's program counter (PC) from the vector table, clears the trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.

2.5 **Data Formats**

Jun 10, 2010

The CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.5.1 **General Register Data Formats**

Figure 2.10 shows the data formats in general registers.

Data Type	Register Number	Data Format
1-bit data	RnH	7 0 7 6 5 4 3 2 1 0 Don't care
1-bit data	RnL	7 0 Don't care 7 6 5 4 3 2 1 0
4-bit BCD data	RnH	7 4 3 0 Upper Lower Don't care
4-bit BCD data	RnL	7 4 3 0 Don't care Upper Lower
Byte data	RnH	7 0 Don't care
Byte data	RnL	7 0 Don't care

Figure 2.10 General Register Data Formats




Figure 2.10 General Register Data Formats (cont)

2.5.2 Memory Data Formats

Figure 2.11 shows the data formats in memory. The CPU can access word data and longword data in memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.




Figure 2.11 Memory Data Formats

When ER7 is used as an address register to access the stack, the operand size should be word size or longword size.

2.6 Instruction Set

2.6.1 Overview

The H8S/2600 CPU has 69 types of instructions. The instructions are classified by function in table 2.1.

Table 2.1 Instruction Classification

Function	Instructions	Size	Types
Data transfer	MOV	BWL	5
	POP*1, PUSH*1	WL	
	LDM, STM	L	_
	MOVFPE*3, MOVTPE*3	В	_
Arithmetic	ADD, SUB, CMP, NEG	BWL	23
operations	ADDX, SUBX, DAA, DAS	В	
	INC, DEC	BWL	
	ADDS, SUBS	L	
	MULXU, DIVXU, MULXS, DIVXS	BW	
	EXTU, EXTS	WL	
	TAS*4	В	
	MAC, LDMAC, STMAC, CLRMAC	_	
Logic operations	AND, OR, XOR, NOT	BWL	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	BWL	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR	В	14
Branch	Bcc*2, JMP, BSR, JSR, RTS	_	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	_	9
Block data transfer	EEPMOV	_	1

Total: 69

Legend: B: Byte size

W: Word size

L: Longword size

Notes: 1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn, @-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L ERn, @-SP.

- 2. Bcc is the general name for conditional branch instructions.
- 3. Not available in the H8S/2646 Group.
- 4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

2.6.2 Instructions and Addressing Modes

Table 2.2 indicates the combinations of instructions and addressing modes that the H8S/2600 CPU can use.

 Table 2.2
 Combinations of Instructions and Addressing Modes

				Addressing Modes											
Function	Instruction	#xx	-R	@ERn	@(d:16, ERn)	@(d:32, ERn)	@-ERn/@ERn+	@aa:8	@aa:16	@aa:24	@aa:32	@(d:8, PC)	@(d:16, PC)	@@aa:8	1
Data	MOV	BWL	BWL	BWL	BWL	BWL	BWL	В	BWL	_	BWL	_	_	_	_
transfer	POP, PUSH	_	_	_	_	_	_	_	_	_	_	_	_	_	WL
	LDM, STM	_	_	_	_	_	_	_	_	_	_	_	_	_	L
	MOVFPE*1, MOVTPE*1	_	_	_	_	_	_	_	В	_	_	_	_	_	_
Arithmetic	ADD, CMP	BWL	BWL	_	_	_	_	_	_	_	_	_	_	_	_
operations	SUB	WL	BWL	_	_	_	_	_	_	_	_	_	_	_	_
	ADDX, SUBX	В	В	_	_	_	_	_	_	_	_	_	_	_	_
	ADDS, SUBS	_	L	_	_	_	_	_	_	_	_	_	_	_	_
	INC, DEC	_	BWL	_	_	_	_	_	_	_	_	_	_	_	_
	DAA, DAS	_	В	_	_	_	_	_	_	_	_	_	_	_	_
	MULXU, DIVXU	_	BW	_	_	_	_	_	_	_	_	_	_	_	_
	MULXS, DIVXS	_	BW	_	_	_	_	_	_	_	_	_	_	_	_
	NEG	_	BWL	_	_	_	_	_	_	_	_	_	_	_	_
	EXTU, EXTS	_	WL	_	_	_	_	_	_	_	_	_	_	_	_
	TAS*2	_	_	В	_	_	_	_	_	_	_	_	_	_	_
	MAC	_	_	_	_	_	0	_	_	_	_	_	_	_	_
	CLRMAC	_	_	_	_	_	_	_	_	_	_	_	_	_	0
	LDMAC, STMAC	_	L	_	_	_	_	_	_	_	_	_	_	_	_
Logic	AND, OR, XOR	BWL	BWL	_	_	_	_	_	_	_	_	_	_	_	_
operations	NOT	_	BWL	_	_	_	_	_	_	_	_	_	_	_	_
Shift		_	BWL	_	_	_	_	_	_	_	_	_	_	_	_
Bit manipulat	ion	_	В	В	_	_	_	В	В	_	В	_	_	_	_
Branch	Bcc, BSR	_	_	_	_	_	_	_	_	_	_	0	0	_	_
	JMP, JSR	_	_	_	_	_	_	_	_	0	_	_	_	0	_
	RTS	_	_	_	_	_	_	_	_	_	_	_	_	_	0
System	TRAPA	_	_	_	_	_	_	_	_	_	_	_	_	_	0
control	RTE	_	_	_	_	_	_	_	_	_	_	_	_	_	0
	SLEEP	_	_	_	_	_	_	_	_	_	_	_	_	_	0
	LDC	В	В	W	W	W	W	_	W	_	W	_	_	_	_
	STC	_	В	W	W	W	W	_	W	_	W	_	_	_	_
	ANDC, ORC, XORC	В	_	_	_	_	_	_	_	_	_	_	_	_	_
	NOP	_	_	_	_	_	_	_	_	_	_	_	_	_	0
Block data tra	ansfer	_	_	_	_	_	_	_	_	_	_	_	_	_	BW

Legend: B: Byte W: Word L: Longword

Notes: 1. Not available in the H8S/2646 Group.

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

2.6.3 Table of Instructions Classified by Function

Table 2.3 summarizes the instructions in each functional category. The notation used in table 2.3 is defined below.

Operation Notation

Rd	General register (destination)*					
Rs	General register (source)*					
Rn	General register*					
ERn	General register (32-bit register)					
MAC	Multiply-accumulate register (32-bit register)					
(EAd)	Destination operand					
(EAs)	Source operand					
EXR	Extended control register					
CCR	Condition-code register					
N	N (negative) flag in CCR					
Z	Z (zero) flag in CCR					
V	V (overflow) flag in CCR					
С	C (carry) flag in CCR					
PC	Program counter					
SP	Stack pointer					
#IMM	Immediate data					
disp	Displacement					
+	Addition					
_	Subtraction					
×	Multiplication					
÷	Division					
^	Logical AND					
<u></u>	Logical OR					
\oplus	Logical exclusive OR					
\rightarrow	Move					
$\overline{}$	NOT (logical complement)					
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length					

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

Table 2.3 Instructions Classified by Function

Туре	Instruction	Size*1	Function
Data transfer	MOV	B/W/L	(EAs) → Rd, Rs → (EAd) Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
	MOVFPE	В	Cannot be used in the H8S/2646 Group.
	MOVTPE	В	Cannot be used in the H8S/2646 Group.
	POP	W/L	@SP+ → Rn Pops a register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
	PUSH	W/L	$Rn \rightarrow @-SP$ Pushes a register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.
	LDM	L	$@SP+ \rightarrow Rn$ (register list) Pops two or more general registers from the stack.
	STM	L	Rn (register list) → @−SP Pushes two or more general registers onto the stack.

Туре	Instruction	Size*1	Function
Arithmetic operations	ADD SUB	B/W/L	Rd \pm Rs \rightarrow Rd, Rd \pm #IMM \rightarrow Rd Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction.)
	ADDX SUBX	В	Rd \pm Rs \pm C \rightarrow Rd, Rd \pm #IMM \pm C \rightarrow Rd Performs addition or subtraction with carry or borrow on byte data in two general registers, or on immediate data and data in a general register.
	INC DEC	B/W/L	Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)
	ADDS SUBS	L	Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd, Rd \pm 4 \rightarrow Rd Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
	DAA DAS	В	Rd decimal adjust → Rd Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data.
	MULXU	B/W	Rd \times Rs \rightarrow Rd Performs unsigned multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
	MULXS	B/W	Rd \times Rs \rightarrow Rd Performs signed multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
	DIVXU	B/W	Rd \div Rs \rightarrow Rd Performs unsigned division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16- bit remainder.

Jun 10, 2010

Туре	Instruction	Size*1	Function
Arithmetic operations	DIVXS	B/W	Rd \div Rs \rightarrow Rd Performs signed division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16- bit remainder.
	СМР	B/W/L	Rd – Rs, Rd – #IMM Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
	NEG	B/W/L	0 − Rd → Rd Takes the two's complement (arithmetic complement) of data in a general register.
	EXTU	W/L	Rd (zero extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
	EXTS	W/L	Rd (sign extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.
	TAS	В	@ERd – 0, 1 \rightarrow (<bit 7=""> of @ERd)*2 Tests memory contents, and sets the most significant bit (bit 7) to 1.</bit>
	MAC	_	(EAs) × (EAd) + MAC → MAC Performs signed multiplication on memory contents and adds the result to the multiply-accumulate register. The following operations can be performed: 16 bits × 16 bits + 32 bits → 32 bits, saturating 16 bits × 16 bits + 42 bits → 42 bits, non-saturating
	CLRMAC	_	$0 \rightarrow \text{MAC}$ Clears the multiply-accumulate register to zero.
	LDMAC STMAC	L	$Rs \rightarrow MAC$, $MAC \rightarrow Rd$ Transfers data between a general register and a multiply-accumulate register.

Туре	Instruction	Size*1	Function
Logic operations	AND	B/W/L	$Rd \wedge Rs \rightarrow Rd$, $Rd \wedge \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data.
	OR	B/W/L	$Rd \lor Rs \to Rd$, $Rd \lor \#IMM \to Rd$ Performs a logical OR operation on a general register and another general register or immediate data.
	XOR	B/W/L	$Rd \oplus Rs \rightarrow Rd$, $Rd \oplus \#IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data.
	NOT	B/W/L	¬ (Rd) → (Rd) Takes the one's complement of general register contents.
Shift operations	SHAL SHAR	B/W/L	Rd (shift) → Rd Performs an arithmetic shift on general register contents. 1-bit or 2-bit shift is possible.
	SHLL SHLR	B/W/L	Rd (shift) → Rd Performs a logical shift on general register contents. 1-bit or 2-bit shift is possible.
	ROTL ROTR	B/W/L	Rd (rotate) → Rd Rotates general register contents. 1-bit or 2-bit rotation is possible.
	ROTXL ROTXR	B/W/L	Rd (rotate) → Rd Rotates general register contents through the carry flag. 1-bit or 2-bit rotation is possible.

Туре	Instruction	Size*1	Function
Bit- manipulation instructions	BSET	В	1 → (<bith>bit-No.> of <ead>) Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bith>
	BCLR	В	0 → (<bir> olit-No.> of <ead>) Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bir>
	BNOT	В	¬ (<bit-no.> of <ead>) → (<bit-no.> of <ead>) Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.></ead></bit-no.>
	BTST	В	\neg (bit-No.> of <ead>) \rightarrow Z Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead>
	BAND	В	$C \land (\text{sbit-No.}\text{> of } \text{}) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIAND	В	$C \wedge [\neg (\text{-bit-No.}) \circ (\text{-EAd-})] \to C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
			The bit number is specified by 3-bit immediate data.
	BOR	В	$C \lor ($ < bit-No.> of < EAd> $) \to C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIOR	В	$C \vee [\neg (\text{-vit-No.}) \circ (\text{-EAd-})] \to C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
			The bit number is specified by 3-bit immediate data.

Туре	Instruction	Size*1	Function
Bit- manipulation instructions	BXOR	В	$C \oplus (\text{-bit-No}) \circ f < \text{EAd}) \to C$ Exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIXOR	В	$C \oplus [\neg (\text{sbit-No.}) \text{ of } (\text{EAd})] \to C$ Exclusive-ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
			The bit number is specified by 3-bit immediate data.
	BLD	В	(<bit-no.> of <ead>) → C Transfers a specified bit in a general register or memory operand to the carry flag.</ead></bit-no.>
	BILD	В	\neg (<bit-no.> of <ead>) \rightarrow C Transfers the inverse of a specified bit in a general register or memory operand to the carry flag.</ead></bit-no.>
			The bit number is specified by 3-bit immediate data.
	BST	В	C → (<bit-no.> of <ead>) Transfers the carry flag value to a specified bit in a general register or memory operand.</ead></bit-no.>
	BIST	В	\neg C \rightarrow (bit-No.> of <ead>) Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand.</ead>
			The bit number is specified by 3-bit immediate data.

Туре	Instruction	Size*1	Function						
Branch instructions	Bcc	_	Branches to a specified address if a specified condition is true. The branching conditions are listed below.						
			Mnemonic	Description	Condition				
			BRA(BT)	Always (true)	Always				
			BRN(BF)	Never (false)	Never				
			BHI	High	$C \lor Z = 0$				
			BLS	Low or same	C ∨ Z = 1				
			BCC(BHS)	Carry clear (high or same)	C = 0				
			BCS(BLO)	Carry set (low)	C = 1				
			BNE	Not equal	Z = 0				
			BEQ	Equal	Z = 1				
			BVC	Overflow clear	V = 0				
			BVS	Overflow set	V = 1				
			BPL	Plus	N = 0				
			ВМІ	Minus	N = 1				
			BGE	Greater or equal	N ⊕ V = 0				
			BLT	Less than	N ⊕ V = 1				
			BGT	Greater than	$Z_{\vee}(N \oplus V) = 0$				
			BLE	Less or equal	$Z_{\vee}(N \oplus V) = 1$				
	JMP	_	Branches unconditionally to a specified address.						
	BSR	_	Branches to a	d address.					
	JSR	_	Branches to a	subroutine at a specified	d address.				
	RTS	_	Returns from a	subroutine					

Туре	Instruction	Size*1	Function
System control	TRAPA	_	Starts trap-instruction exception handling.
instructions	RTE	_	Returns from an exception-handling routine.
	SLEEP	_	Causes a transition to a power-down state.
	LDC	B/W	(EAs) → CCR, (EAs) → EXR Moves the source operand contents or immediate data to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
	STC	B/W	CCR → (EAd), EXR → (EAd) Transfers CCR or EXR contents to a general register or memory. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
	ANDC	В	CCR \land #IMM \rightarrow CCR, EXR \land #IMM \rightarrow EXR Logically ANDs the CCR or EXR contents with immediate data.
	ORC	В	CCR \vee #IMM \rightarrow CCR, EXR \vee #IMM \rightarrow EXR Logically ORs the CCR or EXR contents with immediate data.
	XORC	В	CCR \oplus #IMM \to CCR, EXR \oplus #IMM \to EXR Logically exclusive-ORs the CCR or EXR contents with immediate data.
	NOP	_	$PC + 2 \rightarrow PC$ Only increments the program counter.

Туре	Instruction	Size*1	Function
Block data transfer instruction	EEPMOV.B	_	if R4L \neq 0 then Repeat @ER5+ \rightarrow @ER6+ R4L-1 \rightarrow R4L Until R4L = 0 else next;
	EEPMOV.W	_	if R4 \neq 0 then Repeat @ER5+ \rightarrow @ER6+ R4-1 \rightarrow R4 Until R4 = 0 else next;
			Transfers a data block according to parameters set in general registers R4L or R4, ER5, and ER6.
			R4L or R4: size of block (bytes) ER5: starting source address ER6: starting destination address
			Execution of the next instruction begins as soon as the transfer is completed.

Notes: 1. Size refers to the operand size.

B: Byte
W: Word
L: Longword

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

2.6.4 Basic Instruction Formats

The CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

- (1) **Operation Field:** Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.
- (2) **Register Field:** Specifies a general register. Address registers are specified by 3 bits, data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.
- **(3) Effective Address Extension:** Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.
- (4) Condition Field: Specifies the branching condition of Bcc instructions.

Figure 2.12 shows examples of instruction formats.




Figure 2.12 Instruction Formats (Examples)

2.7 Addressing Modes and Effective Address Calculation

2.7.1 Addressing Mode

The CPU supports the eight addressing modes listed in table 2.4. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2.4 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@ @aa:8

- (1) **Register Direct—Rn:** The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.
- (2) **Register Indirect**—@**ERn:** The register field of the instruction code specifies an address register (ERn) which contains the address of the operand on memory. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).
- (3) Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn): A 16-bit or 32-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.

(4) Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn:

- Register indirect with post-increment—@ERn+
 - The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer instruction. For word or longword transfer instruction, the register value should be even.
- Register indirect with pre-decrement—@-ERn
 The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result becomes the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word transfer
 - also stored in the address register. The value subtracted is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer instruction. For word or longword transfer instruction, the register value should be even.
- (5) Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32: The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32).

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute address can access the entire address space.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).

Table 2.5 indicates the accessible absolute address ranges.

Table 2.5 Absolute Address Access Ranges

Absolute Address		Normal Mode*	Advanced Mode
Data address	8 bits (@aa:8)	H'FF00 to H'FFFF	H'FFFF00 to H'FFFFFF
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF
	32 bits (@aa:32)		H'000000 to H'FFFFFF
Program instruction address	24 bits (@aa:24)		

Note: * Not available in the H8S/2646 Group.

(6) Immediate—#xx:8, #xx:16, or #xx:32: The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

- (7) **Program-Counter Relative—@(d:8, PC) or @(d:16, PC):** This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is –126 to +128 bytes (–63 to +64 words) or –32766 to +32768 bytes (–16383 to +16384 words) from the branch instruction. The resulting value should be an even number.
- **(8) Memory Indirect**—@@aa:8: This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF in normal mode*, H'000000 to H'000FF in advanced mode). In normal mode* the memory operand is a word operand and the branch address is 16 bits long. In advanced mode the memory operand is a longword operand, the first byte of which is assumed to be all 0 (H'00).

Note that the first part of the address range is also the exception vector area. For further details, refer to section 4, Exception Handling.

Note: * Not available in the H8S/2646 Group.




Figure 2.13 Branch Address Specification in Memory Indirect Mode


If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or instruction code to be fetched at the address preceding the specified address. (For further information, see section 2.5.2, Memory Data Formats.)


2.7.2 Effective Address Calculation


Table 2.6 indicates how effective addresses are calculated in each addressing mode. In normal mode* the upper 8 bits of the effective address are ignored in order to generate a 16-bit address.

Note: * Not available in the H8S/2646 Group.

Table 2.6 Effective Address Calculation







2.8 Processing States

2.8.1 Overview

The CPU has five main processing states: the reset state, exception handling state, program execution state, bus-released state, and power-down state. Figure 2.14 shows a diagram of the processing states. Figure 2.15 indicates the state transitions.





Figure 2.14 Processing States



3. Apart from these states, there are also the watch mode, subactive mode, and the subsleep mode.

Apart from these states, there are also the watch mode, subactive mode, and the subsleep mode. See section 22, Power-Down Modes.

Figure 2.15 State Transitions

2.8.2 Reset State

When the \overline{RES} goes low, all current processing stops and the CPU enters the reset state. In reset state all interrupts are disenabled.

Reset exception handling starts when the $\overline{\text{RES}}$ signal changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details, refer to section 12, Watchdog Timer.

2.8.3 Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to a reset, trace, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that address.

(1) Types of Exception Handling and Their Priority

Exception handling is performed for traces, resets, interrupts, and trap instructions. Table 2.7 indicates the types of exception handling and their priority. Trap instruction exception handling is always accepted, in the program execution state.

Exception handling and the stack structure depend on the interrupt control mode set in SYSCR.

Table 2.7 Exception Handling Types and Priority

Priority	Type of Exception	Detection Timing	Start of Exception Handling
High	Reset	Synchronized with clock	Exception handling starts immediately after a low-to-high transition at the RES pin, or when the watchdog timer overflows.
	Trace	End of instruction execution or end of exception-handling sequence**1	When the trace (T) bit is set to 1, the trace starts at the end of the current instruction or current exception-handling sequence
	Interrupt	End of instruction execution or end of exception-handling sequence*2	When an interrupt is requested, exception handling starts at the end of the current instruction or current exception-handling sequence
	Trap instruction	When TRAPA instruction is executed	Exception handling starts when a trap (TRAPA) instruction is executed*3

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception-handling is not executed at the end of the RTE instruction.

- 2. Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions, or immediately after reset exception handling.
- 3. Trap instruction exception handling is always accepted, in the program execution state.

(2) Reset Exception Handling

After the \overline{RES} pin has gone low and the reset state has been entered, when \overline{RES} goes high again, reset exception handling starts. The CPU enters the reset state when the \overline{RES} is low. When reset exception handling starts the CPU fetches a start address (vector) from the exception vector table and starts program execution from that address. All interrupts, including NMI, are disabled during reset exception handling and after it ends.

(3) Traces

Traces are enabled only in interrupt control mode 2. Trace mode is entered when the T bit of EXR is set to 1. When trace mode is established, trace exception handling starts at the end of each instruction.

At the end of a trace exception-handling sequence, the T bit of EXR is cleared to 0 and trace mode is cleared. Interrupt masks are not affected.

The T bit saved on the stack retains its value of 1, and when the RTE instruction is executed to return from the trace exception-handling routine, trace mode is entered again. Trace exception-handling is not executed at the end of the RTE instruction.

Trace mode is not entered in interrupt control mode 0, regardless of the state of the T bit.

(4) Interrupt Exception Handling and Trap Instruction Exception Handling

When interrupt or trap-instruction exception handling begins, the CPU references the stack pointer (ER7) and pushes the program counter and other control registers onto the stack. Next, the CPU alters the settings of the interrupt mask bits in the control registers. Then the CPU fetches a start address (vector) from the exception vector table and program execution starts from that start address.

Figure 2.16 shows the stack after exception handling ends.




Figure 2.16 Stack Structure after Exception Handling (Examples)

2.8.4 Program Execution State

In this state the CPU executes program instructions in sequence.

2.8.5 Bus-Released State

This is a state in which the bus has been released in response to a bus request from a bus master other than the CPU. While the bus is released, the CPU halts operations.

Bus masters other than the CPU is data transfer controller (DTC).

For further details, refer to section 7, Bus Controller.

2.8.6 Power-Down State

The power-down state includes both modes in which the CPU stops operating and modes in which the CPU does not stop. There are five modes in which the CPU stops operating: sleep mode, software standby mode, hardware standby mode, subsleep mode, and watch mode. There are also three other power-down modes: medium-speed mode, module stop mode, and subactive mode. In medium-speed mode the CPU and other bus masters operate on a medium-speed clock. Module stop mode permits halting of the operation of individual modules, other than the CPU. Subactive mode, subsleep mode, and watch mode are power-down states using subclock input. For details, refer to section 22, Power-Down Modes.

- (1) **Sleep Mode:** A transition to sleep mode is made if the SLEEP instruction is executed while the software standby bit (SSBY) in the standby control register (SBYCR) is cleared to 0. In sleep mode, CPU operations stop immediately after execution of the SLEEP instruction. The contents of CPU registers are retained.
- (2) **Software Standby Mode:** A transition to software standby mode is made if the SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1, the LSON bit in LPWRCR is set to 0, and the PSS bit in TCSR (WDT1) is set to 0. In software standby mode, the CPU and clock halt and all MCU operations stop. As long as a specified voltage is supplied, the contents of CPU registers and on-chip RAM are retained. The I/O ports also remain in their existing states.
- (3) **Hardware Standby Mode:** A transition to hardware standby mode is made when the STBY pin goes low. In hardware standby mode, the CPU and clock halt and all MCU operations stop. The on-chip supporting modules are reset, but as long as a specified voltage is supplied, on-chip RAM contents are retained.

2.9 Basic Timing

2.9.1 Overview

The H8S/2600 CPU is driven by a system clock, denoted by the symbol ϕ . The period from one rising edge of ϕ to the next is referred to as a "state." The memory cycle or bus cycle consists of one, two, or three states. Different methods are used to access on-chip memory, on-chip supporting modules, and the external address space.

2.9.2 On-Chip Memory (ROM, RAM)

On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both byte and word transfer instruction. Figure 2.17 shows the on-chip memory access cycle. Figure 2.18 shows the pin states.




Figure 2.17 On-Chip Memory Access Cycle




Figure 2.18 Pin States during On-Chip Memory Access

2.9.3 On-Chip Supporting Module Access Timing

The on-chip supporting modules are accessed in two states. The data bus is either 8 bits or 16 bits wide, depending on the particular internal I/O register being accessed. Figure 2.19 shows the access cycle for the on-chip supporting modules. Figure 2.20 shows the pin states.




Figure 2.19 On-Chip Supporting Module Access Cycle




Figure 2.20 Pin States during On-Chip Supporting Module Access

2.9.4 On-Chip HCAN Module Access Timing

On-chip HCAN module access is performed in four states. The data bus width is 16 bits. Wait states can be inserted by means of a wait request from the HCAN. On-chip HCAN module access cycle is shown in figures 2.21 and 2.22, and the pin states in figure 2.23.




Figure 2.21 On-Chip HCAN Module Access Cycle (No Wait State)




Figure 2.22 On-Chip HCAN Module Access Cycle (Wait States Inserted)




Figure 2.23 Pin States in On-Chip HCAN Module Access

2.9.5 External Address Space Access Timing

The external address space is accessed with an 8-bit or 16-bit data bus width in a two-state or three-state bus cycle. In three-state access, wait states can be inserted. For further details, refer to section 7. Bus Controller.

2.10 Usage Note

2.10.1 TAS Instruction

Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction. The TAS instruction is not generated by the Renesas Electronics H8S and H8/300 series C/C++ compilers. If the TAS instruction is used as a user-defined intrinsic function, ensure that only register ER0, ER1, ER4, or ER5 is used.

2.10.2 Caution to Observe when Using Bit Manipulation Instructions

The BSET, BCLR, BNOT, BST and BIST instructions read data in a unit of byte, then, after bit manipulation, they write data in a unit of byte. Therefore, caution must be exercised when executing any of these instructions for registers and ports that include write-only bits.

The BCLR instruction can be used to clear the flag of an internal I/O register to 0. In that case, if it is clearly known that the pertinent flag is set to 1 in an interrupt processing routine or other processing, there is no need to read the flag in advance.

Section 3 MCU Operating Modes

3.1 Overview

3.1.1 Operating Mode Selection

The H8S/2646 Group has four operating modes (modes 4 to 7). These modes enable selection of the CPU operating mode, enabling/disabling of on-chip ROM, and the initial bus width setting, by setting the mode pins (MD2 to MD0).

Table 3.1 lists the MCU operating modes.

Table 3.1 MCU Operating Mode Selection

MCU				CPU			External Data Bus	
Operating Mode	MD2	MD1	MD0	Operating Mode	Description	On-Chip ROM	Initial Width	Max. Width
0*	0	0	0	_	_	_	_	_
1*	_		1	_	_			
2*	_	1	0	_				
3*	_		1	_				
4	1	0	0	Advanced	On-chip ROM disabled,	Disabled	16 bits	16 bits
5	_		1	=	expanded mode		8 bits	16 bits
6	=	1	0	_	On-chip ROM enabled, expanded mode	Enabled	8 bits	16 bits
7	_		1	_	Single-chip mode	_	_	_

Note: * Not available in the H8S/2646 Group.

The CPU's architecture allows for 4 Gbytes of address space, but the H8S/2646 Group actually accesses a maximum of 16 Mbytes.

Modes 4 to 6 are externally expanded modes that allow access to external memory and peripheral devices.

The external expansion modes allow switching between 8-bit and 16-bit bus modes. After program execution starts, an 8-bit or 16-bit address space can be set for each area, depending on the bus controller setting. If 16-bit access is selected for any one area, 16-bit bus mode is set; if 8-bit access is selected for all areas, 8-bit bus mode is set.

Note that the functions of each pin depend on the operating mode.

The H8S/2646 Group can be used only in modes 4 to 7. This means that the mode pins must be set to select one of these modes. Do not change the inputs at the mode pins during operation.

3.1.2 Register Configuration

The H8S/2646 Group has a mode control register (MDCR) that indicates the inputs at the mode pins (MD2 to MD0), and a system control register (SYSCR) that controls the operation of the H8S/2646 Group. Table 3.2 summarizes these registers.

Table 3.2 MCU Registers

Name	Abbreviation	R/W	Initial Value	Address*
Mode control register	MDCR	R	Undetermined	H'FDE7
System control register	SYSCR	R/W	H'01	H'FDE5
Pin function control register	PFCR	R/W	H'0D/H'00	H'FDEB

Note: * Lower 16 bits of the address.

3.2 Register Descriptions

3.2.1 Mode Control Register (MDCR)

Bit	:	7	6	5	4	3	2	1	0	
		_	_	_	_	_	MDS2	MDS1	MDS0	
Initial val	ue:	1	0	0	0	0	*	*	*	
R/W	:	_	_	_	_	_	R	R	R	

Note: * Determined by pins MD2 to MD0.

MDCR is an 8-bit read-only register that indicates the current operating mode of the H8S/2646 Group.

Bit 7—Reserved: Cannot be written to.

Bits 6 to 3—Reserved: These bits are always read as 0 and cannot be written to.

Bits 2 to 0—Mode Select 2 to 0 (MDS2 to MDS0): These bits indicate the input levels at pins MD2 to MD0 (the current operating mode). Bits MDS2 to MDS0 correspond to MD2 to MD0. MDS2 to MDS0 are read-only bits, and they cannot be written to. The mode pin (MD2 to MD0) input levels are latched into these bits when MDCR is read. These latches are cancelled by a reset.

Jun 10, 2010

3.2.2 System Control Register (SYSCR)

Bit	:	7	6	5	4	3	2	1	0
		MACS	_	INTM1	INTM0	NMIEG	_	_	RAME
Initial va	ılue :	0	0	0	0	0	0	0	1
R/W	:	R/W	_	R/W	R/W	R/W	R/W	_	R/W

SYSCR is an 8-bit readable-writable register that selects saturating or non-saturating calculation for the MAC instruction, selects the interrupt control mode, selects the detected edge for NMI, and enables or disenables on-chip RAM.

SYSCR is initialized to H'01 by a reset and in hardware standby mode. SYSCR is not initialized in software standby mode.

Bit 7—MAC Saturation (MACS): Selects either saturating or non-saturating calculation for the MAC instruction.

Bit 7 MACS	Description	
0	Non-saturating calculation for MAC instruction	(Initial value)
1	Saturating calculation for MAC instruction	

Bit 6—Reserved: This bit is always read as 0 and cannot be modified.

Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0): These bits select the control mode of the interrupt controller. For details of the interrupt control modes, see section 5.4.1, Interrupt Control Modes and Interrupt Operation.

Bit 5 INTM1	Bit 4 INTM0	Interrupt Control Mode	Description	
0	0	0	Control of interrupts by I bit	(Initial value)
	1	_	Setting prohibited	
1	0	2	Control of interrupts by I2 to I0 bits	and IPR
	1	_	Setting prohibited	

Bit 3—NMI Edge Select (NMIEG): Selects the valid edge of the NMI interrupt input.

Bit 3		
NMIEG	Description	
0	An interrupt is requested at the falling edge of NMI input	(Initial value)
1	An interrupt is requested at the rising edge of NMI input	

Bit 2— Reserved: Only 0 should be written to this bit.

Bit 1—Reserved: This bit is always read as 0 and cannot be modified.

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit is initialized when the reset status is released. It is not initialized in software standby mode.

Bit 0		
RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

Note: When the DTC is used, the RAME bit must not be cleared to 0.

3.2.3 Pin Function Control Register (PFCR)

Bit	:	7	6	5	4	3	2	1	0	
		_	_	_	_	AE3	AE2	AE1	AE0	
Initial va	lue :	0	0	0	0	1/0	1/0	0	1/0	
R/W	:	R/W								

PFCR is an 8-bit readable-writeable register that performs address output control in extension modes involving ROM.

PFCR is initialized to H'0D/H'00 by a reset and in the hardware standby mode.

Bits 7 to 4— Reserved: Only 0 should be written to these bits.

Bits 3 to 0—Address Output Enable 3 to 0 (AE3–AE0): These bits select enabling or disabling of address outputs A8 to A23 in ROMless expanded mode and modes with ROM. When a pin is enabled for address output, the address is output regardless of the corresponding DDR setting. When a pin is disabled for address output, it becomes an output port when the corresponding DDR bit is set to 1.

Bit 3 AE3	Bit 2 AE2	Bit 1 AE1	Bit 0 AE0	Description
0	0	0	0	A8-A23 address output disabled (Initial value*)
			1	A8 address output enabled; A9-A23 address output disabled
		1	0	A8, A9 address output enabled; A10-A23 address output disabled
			1	A8-A10 address output enabled; A11-A23 address output disabled
	1	0	0	A8-A11 address output enabled; A12-A23 address output disabled
			1	A8-A12 address output enabled; A13-A23 address output disabled
		1	0	A8-A13 address output enabled; A14-A23 address output disabled
			1	A8-A14 address output enabled; A15-A23 address output disabled
1	0	0	0	A8-A15 address output enabled; A16-A23 address output disabled
			1	A8-A16 address output enabled; A17-A23 address output disabled
		1	0	A8-A17 address output enabled; A18-A23 address output disabled
			1	A8-A18 address output enabled; A19-A23 address output disabled
	1	0	0	A8-A19 address output enabled; A20-A23 address output disabled
			1	A8-A20 address output enabled; A21-A23 address output disabled (Initial value*)
		1	0	A8-A21 address output enabled; A22, A23 address output disabled
			1	A8-A23 address output enabled

Note: * In expanded mode with ROM, bits AE3 to AE0 are initialized to B'0000.

In ROMless expanded mode, bits AE3 to AE0 are initialized to B'1101.

Address pins A0 to A7 are made address outputs by setting the corresponding DDR bits to 1.

3.3 Operating Mode Descriptions

3.3.1 Mode 4

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is disabled.

Ports A, B, and C, function as an address bus, ports D and E function as a data bus, and part of port F carries bus control signals.

The initial bus mode after a reset is 16 bits, with 16-bit access to all areas. However, note that if 8-bit access is designated by the bus controller for all areas, the bus mode switches to 8 bits.

3.3.2 Mode 5

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is disabled.

Ports A, B, and C, function as an address bus, ports D and E function as a data bus, and part of port F carries bus control signals.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. However, note that if 16-bit access is designated by the bus controller for any area, the bus mode switches to 16 bits and port E becomes a data bus.

3.3.3 Mode 6

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is enabled.

Ports A, B, and C, function as input port pins immediately after a reset. Address output can be performed by setting the corresponding DDR (data direction register) bits to 1.

Port D functions as a data bus, and part of port F carries bus control signals.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. However, note that if 16-bit access is designated by the bus controller for any area, the bus mode switches to 16 bits and port E becomes a data bus.

3.3.4 Mode 7

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is enabled, but external addresses cannot be accessed.

All I/O ports are available for use as input-output ports.

3.4 Pin Functions in Each Operating Mode

The pin functions of ports A to F vary depending on the operating mode. Table 3.3 shows their functions in each operating mode.

Table 3.3 Pin Functions in Each Mode

Port		Mode 4	Mode 5	Mode 6	Mode 7
Port A		P/A*	P/A*	P*/A	Р
Port B		P/A*	P/A*	P*/A	Р
Port C		Α	Α	P*/A	Р
Port D		D	D	D	Р
Port E		P/D*	P*/D	P*/D	Р
Port F	PF7	P/C*	P/C*	P/C*	P*/C
	PF6 to PF4	С	С	С	Р
	PF3	P/C*	P*/C	P*/C	_
	PF2	P*/C	P*/C	P*/C	_

Legend:

P: I/O port

A: Address bus output

D: Data bus I/O

C: Control signals, clock I/O

*: After reset

3.5 Address Map in Each Operating Mode

A address maps of the H8S/2646 Group are shown in figures 3.1 (1) and 3.1 (2).

The address space is 16 Mbytes in modes 4 to 7 (advanced modes).

The address space is divided into eight areas for modes 4 to 7. For details, see section 7, Bus Controller.




Figure 3.1 (1) Address Map in Each Operating Mode in the H8S/2646, H8S/2646R, H8S/2648R




Figure 3.1 (2) Address Map in Each Operating Mode in the H8S/2645 and H8S/2647

Page 86 of 1126

Jun 10, 2010

Section 4 Exception Handling

4.1 Overview

4.1.1 Exception Handling Types and Priority

As table 4.1 indicates, exception handling may be caused by a reset, trace, direct transition, trap instruction, or interrupt. Exception handling is prioritized as shown in table 4.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority. Trap instruction exceptions are accepted at all times, in the program execution state.

Exception handling sources, the stack structure, and the operation of the CPU vary depending on the interrupt control mode set by the INTM0 and INTM1 bits of SYSCR.

Table 4.1 Exception Types and Priority

Priority	Exception Type	Start of Exception Handling			
High	Reset	Starts immediately after a low-to-high transition at the $\overline{\text{RES}}$ pin, or when the watchdog overflows. The CPU enters the reset state when the $\overline{\text{RES}}$ pin is low.			
	Trace*1	Starts when execution of the current instruction or exception handling ends, if the trace (T) bit is set to 1			
	Direct transition	Starts when a direct transition occurs due to execution of a SLEEP instruction.			
	Interrupt	Starts when execution of the current instruction or exception handling ends, if an interrupt request has been issued*2			
↓ Low	Trap instruction (TRAPA)*3	Started by execution of a trap instruction (TRAPA)			

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling is not executed after execution of an RTE instruction.

- 2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC instruction execution, or on completion of reset exception handling.
- 3. Trap instruction exception handling requests are accepted at all times in program execution state.

4.1.2 Exception Handling Operation

Exceptions originate from various sources. Trap instructions and interrupts are handled as follows:

- 1. The program counter (PC), condition code register (CCR), and extended register (EXR) are pushed onto the stack.
- 2. The interrupt mask bits are updated. The T bit is cleared to 0.
- 3. A vector address corresponding to the exception source is generated, and program execution starts from that address.

For a reset exception, steps 2 and 3 above are carried out.

4.1.3 Exception Vector Table

The exception sources are classified as shown in figure 4.1. Different vector addresses are assigned to different exception sources.

Table 4.2 lists the exception sources and their vector addresses.




Figure 4.1 Exception Sources

Table 4.2 Exception Vector Table

			Vector Address*1		
Exception Source		Vector Number	Advanced Mode		
Reset		0	H'0000 to H'0003		
Reserved for system	use	1	H'0004 to H'0007		
		2	H'0008 to H'000B		
		3	H'000C to H'000F		
		4	H'0010 to H'0013		
Trace		5	H'0014 to H'0017		
Direct Transition*3		6	H'0018 to H'001B		
External interrupt	NMI	7	H'001C to H'001F		
Trap instruction (4 sc	ources)	8	H'0020 to H'0023		
		9	H'0024 to H'0027		
		10	H'0028 to H'002B		
		11	H'002C to H'002F		
Reserved for system	use	12	H'0030 to H'0033		
		13	H'0034 to H'0037		
		14	H'0038 to H'003B		
		15	H'003C to H'003F		
External interrupt	IRQ0	16	H'0040 to H'0043		
	IRQ1	17	H'0044 to H'0047		
	IRQ2	18	H'0048 to H'004B		
	IRQ3	19	H'004C to H'004F		
	IRQ4	20	H'0050 to H'0053		
	IRQ5	21	H'0054 to H'0057		
Reserved for system	use	22	H'0058 to H'005B		
		23	H'005C to H'005F		
Internal interrupt*2		24	H'0060 to H'0063		
		127	H'01FC to H'01FF		

Notes: 1. Lower 16 bits of the address.

- 2. For details of internal interrupt vectors, see section 5.3.3, Interrupt Exception Handling Vector Table.
- 3. See section 22.11, Direct Transitions, for details on direct transition.

4.2 Reset

4.2.1 Overview

A reset has the highest exception priority.

When the $\overline{\text{RES}}$ pin goes low, all current operations are stopped, and this LSI enters reset state. A reset initializes the internal state of the CPU and the registers of on-chip supporting modules. Immediately after a reset, interrupt control mode 0 is set.

When the \overline{RES} pin goes from low to high, reset exception handling starts.

The H8S/2646 Group can also be reset by overflow of the watchdog timer. For details see section 12, Watchdog Timer.

4.2.2 Reset Sequence

This LSI enters reset state when the \overline{RES} pin goes low.

To ensure that this LSI is reset, hold the \overline{RES} pin low for at least 20 ms at power-up. To reset during operation, hold the \overline{RES} pin low for at least 20 states.

When the \overline{RES} pin goes high after being held low for the necessary time, this LSI starts reset exception handling as follows.

- 1. The internal state of the CPU and the registers of the on-chip supporting modules are initialized, the T bit is cleared to 0 in EXR, and the I bit is set to 1 in EXR and CCR.
- 2. The reset exception handling vector address is read and transferred to the PC, and program execution starts from the address indicated by the PC.

Figures 4.2 and 4.3 show examples of the reset sequence.




Figure 4.2 Reset Sequence (Modes 6 and 7)




Figure 4.3 Reset Sequence (Mode 4)

4.2.3 **Interrupts after Reset**

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: MOV.L #xx: 32, SP).

4.2.4 State of On-Chip Supporting Modules after Reset Release

After reset release, MSTPCRA to MSTPCRD are initialized to H'3F, H'FF, H'FF, and B'11*******, respectively, and all modules except the DTC, enter module stop mode. Consequently, on-chip supporting module registers cannot be read or written to. Register reading and writing is enabled when module stop mode is exited.

Note: 1. The value of bits 5 to 0 is undefined.

4.3 Traces

Traces are enabled in interrupt control mode 2. Trace mode is not activated in interrupt control mode 0, irrespective of the state of the T bit. For details of interrupt control modes, see section 5, Interrupt Controller.

If the T bit in EXR is set to 1, trace mode is activated. In trace mode, a trace exception occurs on completion of each instruction.

Trace mode is canceled by clearing the T bit in EXR to 0. It is not affected by interrupt masking.

Table 4.3 shows the state of CCR and EXR after execution of trace exception handling.

Interrupts are accepted even within the trace exception handling routine.

The T bit saved on the stack retains its value of 1, and when control is returned from the trace exception handling routine by the RTE instruction, trace mode resumes.

Trace exception handling is not carried out after execution of the RTE instruction.

Table 4.3 Status of CCR and EXR after Trace Exception Handling

	C	CR	EXI	R
Interrupt Control Mode	I	UI	I2 to I0	Т
0	*	*	*	*
2	1	_	_	0

Legend:

Set to 1

0: Cleared to 0

—: Retains value prior to execution.

*: Trace exception handling cannot be used.

4.4 Interrupts

Interrupt exception handling can be requested by seven external sources (NMI, IRQ5 to IRQ0) and internal sources (43 sources in the H8S/2646, H8S/2646R, and H8S/2645, and 47 sources in the H8S/2648R, and H8S/2648R, and H8S/2647) in the on-chip supporting modules. Figure 4.4 classifies the interrupt sources and the number of interrupts of each type.

The on-chip supporting modules that can request interrupts include the watchdog timer (WDT), 16-bit timer pulse unit (TPU), serial communication interface (SCI), data transfer controller (DTC), PC break controller (PBC), A/D converter, controller area network (HCAN), and motor control PWM timer. Each interrupt source has a separate vector address.

NMI is the highest-priority interrupt. Interrupts are controlled by the interrupt controller. The interrupt controller has two interrupt control modes and can assign interrupts other than NMI to eight priority/mask levels to enable multiplexed interrupt control.

For details of interrupts, see section 5, Interrupt Controller.




Figure 4.4 Interrupt Sources and Number of Interrupts

4.5 Trap Instruction

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction exception handling can be executed at all times in the program execution state.

The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector number from 0 to 3, as specified in the instruction code.

Table 4.4 shows the status of CCR and EXR after execution of trap instruction exception handling.

Table 4.4 Status of CCR and EXR after Trap Instruction Exception Handling

	CCR		EXR	
Interrupt Control Mode	1	UI	I2 to I0	T
0	1	_	_	_
2	1	_	_	0

Legend:

1: Set to 1

0: Cleared to 0

—: Retains value prior to execution.

4.6 Stack Status after Exception Handling

Figure 4.5 shows the stack after completion of trap instruction exception handling and interrupt exception handling.




Figure 4.5 (1) Stack Status after Exception Handling (Normal Mode: Not Available in the H8S/2646 Group)




Figure 4.5 (2) Stack Status after Exception Handling (Advanced Mode)

4.7 Notes on Use of the Stack

When accessing word data or longword data, the H8S/2646 Group assumes that the lowest address bit is 0. The stack should always be accessed by word transfer instruction or longword transfer instruction, and the value of the stack pointer (SP, ER7) should always be kept even. Use the following instructions to save registers:

```
PUSH.W Rn (or MOV.W Rn, @-SP)

PUSH.L ERn (or MOV.L ERn, @-SP)
```

Use the following instructions to restore registers:

```
POP.W Rn (or MOV.W @SP+, Rn)
POP.L ERn (or MOV.L @SP+, ERn)
```

Setting SP to an odd value may lead to a malfunction. Figure 4.6 shows an example of what happens when the SP value is odd.




Figure 4.6 Operation when SP Value is Odd

Section 5 Interrupt Controller

5.1 Overview

5.1.1 Features

The H8S/2646 Group controls interrupts by means of an interrupt controller. The interrupt controller has the following features:

- Two interrupt control modes
 - Any of two interrupt control modes can be set by means of the INTM1 and INTM0 bits in the system control register (SYSCR).
- Priorities settable with IPR
 - An interrupt priority register (IPR) is provided for setting interrupt priorities. Eight priority levels can be set for each module for all interrupts except NMI.
 - NMI is assigned the highest priority level of 8, and can be accepted at all times.
- Independent vector addresses
 - All interrupt sources are assigned independent vector addresses, making it unnecessary for the source to be identified in the interrupt handling routine.
- Seven external interrupts
 - NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling edge can be selected for NMI.
 - Falling edge, rising edge, or both edge detection, or level sensing, can be selected for IRQ5 to IRQ0.
- DTC control
 - DTC activation is performed by means of interrupts.

5.1.2 Block Diagram

A block diagram of the interrupt controller is shown in figure 5.1.




Figure 5.1 Block Diagram of Interrupt Controller

5.1.3 Pin Configuration

Table 5.1 summarizes the pins of the interrupt controller.

Table 5.1 Interrupt Controller Pins

Name	Symbol	I/O	Function
Nonmaskable interrupt	NMI	Input	Nonmaskable external interrupt; rising or falling edge can be selected
External interrupt requests 5 to 0	ĪRQ5 to ĪRQ0	Input	Maskable external interrupts; rising, falling, or both edges, or level sensing, can be selected

5.1.4 Register Configuration

Table 5.2 summarizes the registers of the interrupt controller.

Table 5.2 Interrupt Controller Registers

Name	Abbreviation	R/W	Initial Value	Address*1
System control register	SYSCR	R/W	H'01	H'FDE5
IRQ sense control register H	ISCRH	R/W	H'00	H'FE12
IRQ sense control register L	ISCRL	R/W	H'00	H'FE13
IRQ enable register	IER	R/W	H'00	H'FE14
IRQ status register	ISR	R/(W)*2	H'00	H'FE15
Interrupt priority register A	IPRA	R/W	H'77	H'FEC0
Interrupt priority register B	IPRB	R/W	H'77	H'FEC1
Interrupt priority register C	IPRC	R/W	H'77	H'FEC2
Interrupt priority register D	IPRD	R/W	H'77	H'FEC3
Interrupt priority register E	IPRE	R/W	H'77	H'FEC4
Interrupt priority register F	IPRF	R/W	H'77	H'FEC5
Interrupt priority register G	IPRG	R/W	H'77	H'FEC6
Interrupt priority register H	IPRH	R/W	H'77	H'FEC7
Interrupt priority register J	IPRJ	R/W	H'77	H'FEC9
Interrupt priority register K	IPRK	R/W	H'77	H'FECA
Interrupt priority register M	IPRM	R/W	H'77	H'FECC

Notes: 1. Lower 16 bits of the address.

2. Can only be written with 0 for flag clearing.

5.2 Register Descriptions

5.2.1 System Control Register (SYSCR)

Bit	:	7	6	5	4	3	2	1	0
		MACS	_	INTM1	INTM0	NMIEG	_	_	RAME
Initial va	lue :	0	0	0	0	0	0	0	1
R/W	:	R/W	_	R/W	R/W	R/W	R/W	_	R/W

SYSCR is an 8-bit readable/writable register that selects the interrupt control mode, and the detected edge for NMI.

Only bits 5 to 3 are described here; for details of the other bits, see section 3.2.2, System Control Register (SYSCR).

SYSCR is initialized to H'01 by a reset and in hardware standby mode. SYSCR is not initialized in software standby mode.

Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0): These bits select one of two interrupt control modes for the interrupt controller.

Bit 5 INTM1	Bit 4 INTM0	Interrupt Control Mode	Description
0	0	0	Interrupts are controlled by I bit (Initial value)
	1	_	Setting prohibited
1	0	2	Interrupts are controlled by bits I2 to I0, and IPR
	1	_	Setting prohibited

Bit 3—NMI Edge Select (NMIEG): Selects the input edge for the NMI pin.

Bit 3		
NMIEG	Description	
0	Interrupt request generated at falling edge of NMI input	(Initial value)
1	Interrupt request generated at rising edge of NMI input	

5.2.2 Interrupt Priority Registers A to H, J, K, M (IPRA to IPRH, IPRJ, IPRK, IPRM)

Bit	:	7	6	5	4	3	2	1	0	
		_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	
Initial va	ılue :	0	1	1	1	0	1	1	1	•
R/W	:	_	R/W	R/W	R/W	_	R/W	R/W	R/W	

The IPR registers are eleven 8-bit readable/writable registers that set priorities (level 7 to 0) for interrupts other than NMI.

The correspondence between IPR settings and interrupt sources is shown in table 5.3.

The IPR registers set a priority (level 7 to 0) for each interrupt source other than NMI.

The IPR registers are initialized to H'77 by a reset and in hardware standby mode.

Bits 7 and 3—Reserved: These bits are always read as 0 and cannot be modified.

Table 5.3 Correspondence between Interrupt Sources and IPR Settings

	Bits					
Register	6 to 4	2 to 0				
IPRA	IRQ0	IRQ1				
IPRB	IRQ2	IRQ4				
	IRQ3	IRQ5				
IPRC	*1	DTC				
IPRD	Watchdog timer 0	*1				
IPRE	PC break	A/D converter, Watchdog timer 1				
IPRF	TPU channel 0	TPU channel 1				
IPRG	TPU channel 2	TPU channel 3				
IPRH	TPU channel 4	TPU channel 5				
IPRJ	*1	SCI channel 0				
IPRK	SCI channel 1	SCI channel 2*2				
IPRM	PWM channel 1, 2	HCAN				

Notes: 1. Reserved. These bits are always read as 1 and cannot be modified.

2. In the H8S/2646, H8S/2646R, and H8S/2645 these are reserved bits that are always read as 1 and should only be written with H'7. In the H8S/2648, H8S/2648R, and H8S/2647 these are the IPR bits for SCI channel 2.

As shown in table 5.3, multiple interrupts are assigned to one IPR. Setting a value in the range from H'0 to H'7 in the 3-bit groups of bits 6 to 4 and 2 to 0 sets the priority of the corresponding interrupt. The lowest priority level, level 0, is assigned by setting H'0, and the highest priority level, level 7, by setting H'7.

When interrupt requests are generated, the highest-priority interrupt according to the priority levels set in the IPR registers is selected. This interrupt level is then compared with the interrupt mask level set by the interrupt mask bits (I2 to I0) in the extend register (EXR) in the CPU, and if the priority level of the interrupt is higher than the set mask level, an interrupt request is issued to the CPU.

5.2.3 IRQ Enable Register (IER)

Bit	:	7	6	5	4	3	2	1	0
		_	_	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
Initial val	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IER is an 8-bit readable/writable register that controls enabling and disabling of interrupt requests IRQ5 to IRQ0.

IER is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 and 6—Reserved: These bits are always read as 0, and should only be written with 0.

Bits 5 to 0—IRQ5 to IRQ0 Enable (IRQ5E to IRQ0E): These bits select whether IRQ5 to IRQ0 are enabled or disabled.

Bit n IRQnE	Description	
0	IRQn interrupts disabled	(Initial value)
1	IRQn interrupts enabled	
		(n = 5 to 0)

5.2.4 IRQ Sense Control Registers H and L (ISCRH, ISCRL)

ISCRH

Bit	:	15	14	13	12	11	10	9	8
		_	_	_	_	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA
Initial value):	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ISCRL

Bit	:	7	6	5	4	3	2	1	0
		IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA
Initial value :		0	0	0	0	0	0	0	0
R/W	:	R/W							

The ISCR registers are 16-bit readable/writable registers that select rising edge, falling edge, or both edge detection, or level sensing, for the input at pins $\overline{IRQ5}$ to $\overline{IRQ0}$.

The ISCR registers are initialized to H'0000 by a reset and in hardware standby mode.

Bits 15 to 12—Reserved: These bits are always read as 0, and should only be written with 0.

Bits 11 to 0: IRQ5 Sense Control A and B (IRQ5SCA, IRQ5SCB) to IRQ0 Sense Control A and B (IRQ0SCA, IRQ0SCB)

Bits 11 to 0

IRQ5SCB to IRQ0SCB	IRQ5SCA to	Description
0	0	Interrupt request generated at IRQ5 to IRQ0 input low level (initial value)
	1	Interrupt request generated at falling edge of IRQ5 to IRQ0 input
1	0	Interrupt request generated at rising edge of IRQ5 to IRQ0 input
	1	Interrupt request generated at both falling and rising edges of IRQ5 to IRQ0 input

5.2.5 IRQ Status Register (ISR)

Bit	:	7	6	5	4	3	2	1	0	
		_	_	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	
Initial value :		0	0	0	0	0	0	0	0	
R/W	:	R/(W)*								

Note: * Only 0 can be written, to clear the flag.

ISR is an 8-bit readable/writable register that indicates the status of IRQ5 to IRQ0 interrupt requests.

ISR is initialized to H'00 by a reset and in hardware standby mode.

They are not initialized in software standby mode.

Bits 7 and 6—Reserved: These bits are always read as 0.

(IRQnSCB = IRQnSCA = 1)

Bits 5 to 0—IRQ5 to IRQ0 flags (IRQ5F to IRQ0F): These bits indicate the status of IRQ5 to IRQ0 interrupt requests.

Bit n								
IRQnF	Description							
0	[Clearing conditions] (Initial value)							
	 Cleared by reading IRQnF flag when IRQnF = 1, then writing 0 to IRQnF flag 							
	 When interrupt exception handling is executed when low-level detection is set (IRQnSCB = IRQnSCA = 0) and IRQn input is high 							
	 When IRQn interrupt exception handling is executed when falling, rising, or both- edge detection is set (IRQnSCB = 1 or IRQnSCA = 1) 							
	 When the DTC is activated by an IRQn interrupt, and the DISEL bit in MRB of the DTC is cleared to 0 							
1	[Setting conditions]							
	 When IRQn input goes low when low-level detection is set (IRQnSCB = IRQnSCA = 0) 							
	 When a falling edge occurs in IRQn input when falling edge detection is set (IRQnSCB = 0, IRQnSCA = 1) 							
	 When a rising edge occurs in IRQn input when rising edge detection is set (IRQnSCB = 1, IRQnSCA = 0) 							
	When a falling or rising edge occurs in IRQn input when both-edge detection is set							

5.3 Interrupt Sources

Interrupt sources comprise external interrupts (NMI and IRQ5 to IRQ0) and internal interrupts*.

Note: * 47 sources in the H8S/2648, H8S/2648R, and H8S/2647. 43 sources in the H8S/2646, H8S/2646R, and H8S/2645.

5.3.1 External Interrupts

There are seven external interrupts: NMI and IRQ5 to IRQ0. Of these, NMI and IRQ5 to IRQ0 can be used to restore the H8S/2646 Group from software standby mode.

NMI Interrupt: NMI is the highest-priority interrupt, and is always accepted by the CPU regardless of the interrupt control mode or the status of the CPU interrupt mask bits. The NMIEG bit in SYSCR can be used to select whether an interrupt is requested at a rising edge or a falling edge on the NMI pin.

The vector number for NMI interrupt exception handling is 7.

IRQ5 to IRQ0 Interrupts: Interrupts IRQ5 to IRQ0 are requested by an input signal at pins IRQ5 to IRQ0. Interrupts IRQ5 to IRQ0 have the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level, falling edge, rising edge, or both edges, at pins $\overline{IRQ5}$ to $\overline{IRQ0}$.
- Enabling or disabling of interrupt requests IRQ5 to IRQ0 can be selected with IER.
- The interrupt priority level can be set with IPR.
- The status of interrupt requests IRQ5 to IRQ0 is indicated in ISR. ISR flags can be cleared to 0 by software.

A block diagram of interrupts IRQ5 to IRQ0 is shown in figure 5.2.




Figure 5.2 Block Diagram of Interrupts IRQ5 to IRQ0

Figure 5.3 shows the timing of setting IRQnF.




Figure 5.3 Timing of Setting IRQnF

The vector numbers for IRQ5 to IRQ0 interrupt exception handling are 21 to 16.

Detection of IRQ5 to IRQ0 interrupts does not depend on whether the relevant pin has been set for input or output. However, when a pin is used as an external interrupt input pin, do not clear the corresponding DDR to 0 and use the pin as an I/O pin for another function.

5.3.2 Internal Interrupts

There are 47 sources in the H8S/2648, H8S/2648R, and H8S/2647 and 43 sources in the H8S/2646, H8S/2646R, and H8S/2645 for internal interrupts from on-chip supporting modules.

- For each on-chip supporting module there are flags that indicate the interrupt request status, and enable bits that select enabling or disabling of these interrupts. If both of these are set to 1 for a particular interrupt source, an interrupt request is issued to the interrupt controller.
- The interrupt priority level can be set by means of IPR.
- The DTC can be activated by a TPU, SCI, or other interrupt request. When the DTC is activated by an interrupt, the interrupt control mode and interrupt mask bits are not affected.

5.3.3 Interrupt Exception Handling Vector Table

Table 5.4 shows interrupt exception handling sources, vector addresses, and interrupt priorities. For default priorities, the lower the vector number, the higher the priority.

Priorities among modules can be set by means of the IPR. The situation when two or more modules are set to the same priority, and priorities within a module, are fixed as shown in table 5.4.

Table 5.4 Interrupt Sources, Vector Addresses, and Interrupt Priorities

	Origin of		Vector Address*1	<u> </u>	
Interrupt Source	Interrupt Source	Vector Number	Advanced Mode	IPR	Priority
NMI	External	7	H'001C		High
IRQ0	pin	16	H'0040	IPRA6 to 4	_ †
IRQ1		17	H'0044	IPRA2 to 0	_
IRQ2 IRQ3		18 19	H'0048 H'004C	IPRB6 to 4	_
IRQ4 IRQ5	<u> </u>	20 21	H'0050 H'0054	IPRB2 to 0	_
Reserved for system use	_	22 23	H'0058 H'005C	_	_
SWDTEND (software activation interrupt end)	DTC	24	H'0060	IPRC2 to 0	_
WOVI0 (interval timer)	Watchdog timer 0	25	H'0064	IPRD6 to 4	_
Reserved for system use	_	26	H'0068	_	
PC break	PC break controller	27	H'006C	IPRE6 to 4	_
ADI (A/D conversion end)	A/D	28	H'0070	IPRE2 to 0	_
WOVI1 (interval timer)	Watchdog timer 1	29	H'0074		
Reserved for system use	_	30	H'0078	<u> </u>	
		31	H'007C		_
TGI0A (TGR0A input capture/compare match)	TPU channel 0	32	H'0080	IPRF6 to 4	
TGI0B (TGR0B input capture/compare match)		33	H'0084		
TGI0C (TGR0C input capture/compare match)		34	H'0088		
TGI0D (TGR0D input capture/compare match)		35	H'008C		
TCI0V (overflow 0)		36	H'0090		
Reserved for system use	_	37	H'0094		_
		to	to		↓
		39	H'009C		Low

	Origin of	Vector a of Address*1				
Interrupt Source	Interrupt Source	Vector Number	Advanced Mode	IPR	Priority	
TGI1A (TGR1A input capture/compare match)	TPU channel 1	40	H'00A0	IPRF2 to 0	High ↑	
TGI1B (TGR1B input capture/compare match)		41	H'00A4			
TCI1V (overflow 1)		42	H'00A8			
TCI1U (underflow 1)		43	H'00AC			
TGI2A (TGR2A input capture/compare match)	TPU channel 2	44	H'00B0	IPRG6 to 4	_	
TGI2B (TGR2B input capture/compare match)		45	H'00B4			
TCI2V (overflow 2)		46	H'00B8			
TCI2U (underflow 2)		47	H'00BC			
TGI3A (TGR3A input capture/compare match)	TPU channel 3	48	H'00C0	IPRG2 to 0		
TGI3B (TGR3B input capture/compare match)		49	H'00C4			
TGI3C (TGR3C input capture/compare match)		50	H'00C8			
TGI3D (TGR3D input capture/compare match)		51	H'00CC			
TCI3V (overflow 3)		52	H'00D0			
Reserved for system use	_	53	H'00D4		_	
		to 55	to H'00DC		_	
TGI4A (TGR4A input capture/compare match)	TPU channel 4	56	H'00E0	IPRH6 to 4		
TGI4B (TGR4B input capture/compare match)		57	H'00E4			
TCI4V (overflow 4)		58	H'00E8			
TCI4U (underflow 4)		59	H'00EC			
TGI5A (TGR5A input capture/compare match)	TPU channel 5	60	H'00F0	IPRH2 to 0	_	
TGI5B (TGR5B input capture/compare match)		61	H'00F4			
TCI5V (overflow 5)		62	H'00F8		\downarrow	
TCI5U (underflow 5)		63	H'00FC		Low	

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address*1 Advanced Mode	_ IPR	Priority
Reserved for system use	_	64	H'0100	_	High
		to 79	to H'013C		†
ERI0 (receive error 0)	SCI	80	H'0140	IPRJ2 to 0	_
RXI0 (reception completed 0)	channel 0	81	H'0144		
TXI0 (transmit data empty 0)		82	H'0148		
TEI0 (transmission end 0)		83	H'014C		
ERI1 (receive error 1)	SCI	84	H'0150	IPRK6 to 4	_
RXI1 (reception completed 1)	channel 1	85	H'0154		
TXI1 (transmit data empty 1)		86	H'0158		
TEI1 (transmission end 1)		87	H'015C		
ERI2 (receive error 2)	SCI	88	H'0160	IPRK2 to 0	_
RXI2 (reception completed 2)	channel 2*2	89	H'0164		
TXI2 (transmit data empty 2)		90	H'0168		
TEI2 (transmission end 2)		91	H'016C		
Reserved for system use	_	92	H'0170	_	
		to	to		
		103	H'019C		_
CMI1 (PWCYR1 compare match)	PWM	104	H'01A0	IPRM6 to 4	
CMI2 (PWCYR2 compare match)		105	H'01A4		_
Reserved for system use	_	106 107	H'01A8 H'01AC		
ERS0, OVR0, RM1, SLE0,	HCAN	108	H'01B0	IPRM2 to 0	_
RM0 (mailbox 0 reception)		109	H'01B4		
Reserved for system use	_	110	H'01B8		
		111	H'01BC		_
Reserved for system use	_	112	H'01C0	_	
		to 123	to H'01EC		↓ Low

Notes: 1. Lower 16 bits of the start address.

2. These vectors are used in the H8S/2648, H8S/2648R, and H8S/2647. They are reserved in the H8S/2646, H8S/2646R, and H8S/2645.

5.4 **Interrupt Operation**

5.4.1 **Interrupt Control Modes and Interrupt Operation**

Interrupt operations in the H8S/2646 Group differ depending on the interrupt control mode.

NMI interrupts are accepted at all times except in the reset state and the hardware standby state. In the case of IRQ interrupts and on-chip supporting module interrupts, an enable bit is provided for each interrupt. Clearing an enable bit to 0 disables the corresponding interrupt request. Interrupt sources for which the enable bits are set to 1 are controlled by the interrupt controller.

Table 5.5 shows the interrupt control modes.

The interrupt controller performs interrupt control according to the interrupt control mode set by the INTM1 and INTM0 bits in SYSCR, the priorities set in IPR, and the masking state indicated by the I bit in the CPU's CCR, and bits I2 to I0 in EXR.

Table 5.5 Interrupt Control Modes

Jun 10, 2010

Interrupt	S	YSCR	_Priority Setting	Interrupt	
Control Mode	INTM1	INTM0	Registers	Mask Bits	Description
0	0	0	_	I	Interrupt mask control is performed by the I bit.
_	=	1	_	_	Setting prohibited
2	1	0	IPR	I2 to I0	8-level interrupt mask control is performed by bits I2 to I0. 8 priority levels can be set with IPR.
_	_	1	_	_	Setting prohibited

Figure 5.4 shows a block diagram of the priority decision circuit.




Figure 5.4 Block Diagram of Interrupt Control Operation

Interrupt Acceptance Control: In interrupt control mode 0, interrupt acceptance is controlled by the I bit in CCR.

Table 5.6 shows the interrupts selected in each interrupt control mode.

Table 5.6 Interrupts Selected in Each Interrupt Control Mode (1)

	Interrupt Mask Bits	
Interrupt Control Mode	Ī	Selected Interrupts
0	0	All interrupts
	1	NMI interrupts
2	*	All interrupts

Legend:

*: Don't care

8-Level Control: In interrupt control mode 2, 8-level mask level determination is performed for the selected interrupts in interrupt acceptance control according to the interrupt priority level (IPR).

The interrupt source selected is the interrupt with the highest priority level, and whose priority level set in IPR is higher than the mask level.

Table 5.7 **Interrupts Selected in Each Interrupt Control Mode (2)**

Interrupt Control Mode	Selected Interrupts
0	All interrupts
2	Highest-priority-level (IPR) interrupt whose priority level is greater than the mask level (IPR > I2 to I0).

Default Priority Determination: When an interrupt is selected by 8-level control, its priority is determined and a vector number is generated.

If the same value is set for IPR, acceptance of multiple interrupts is enabled, and so only the interrupt source with the highest priority according to the preset default priorities is selected and has a vector number generated.

Interrupt sources with a lower priority than the accepted interrupt source are held pending.

Table 5.8 shows operations and control signal functions in each interrupt control mode.

Table 5.8 **Operations and Control Signal Functions in Each Interrupt Control Mode**

Interrupt Control	Set	ting		Control		8-Level Control		8-Level Control Default Priority		T (Trace)
Mode	INTM1	INTM0		I		12 to 10	IPR	Determination	(Hace)	
0	0	0	0	IM	Х	_	*2	0	_	
2	1	0	Х	*1	0	IM	PR	0	Т	

Legend:

: Interrupt operation control performed

X: No operation. (All interrupts enabled)

IM: Used as interrupt mask bit

PR: Sets priority. Not used.

Notes: 1. Set to 1 when interrupt is accepted.

2. Keep the initial setting.

5.4.2 Interrupt Control Mode 0

Enabling and disabling of IRQ interrupts and on-chip supporting module interrupts can be set by means of the I bit in the CPU's CCR. Interrupts are enabled when the I bit is cleared to 0, and disabled when set to 1.

Figure 5.5 shows a flowchart of the interrupt acceptance operation in this case.

- [1] If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- [2] The I bit is then referenced. If the I bit is cleared to 0, the interrupt request is accepted. If the I bit is set to 1, only an NMI interrupt is accepted, and other interrupt requests are held pending.
- [3] Interrupt requests are sent to the interrupt controller, the highest-ranked interrupt according to the priority system is accepted, and other interrupt requests are held pending.
- [4] When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- [5] The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- [6] Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.
- [7] A vector address is generated for the accepted interrupt, and execution of the interrupt handling routine starts at the address indicated by the contents of that vector address.




Figure 5.5 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

5.4.3 Interrupt Control Mode 2

Eight-level masking is implemented for IRQ interrupts and on-chip supporting module interrupts by comparing the interrupt mask level set by bits I2 to I0 of EXR in the CPU with IPR.

Figure 5.6 shows a flowchart of the interrupt acceptance operation in this case.

- [1] If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- [2] When interrupt requests are sent to the interrupt controller, the interrupt with the highest priority according to the interrupt priority levels set in IPR is selected, and lower-priority interrupt requests are held pending. If a number of interrupt requests with the same priority are generated at the same time, the interrupt request with the highest priority according to the priority system shown in table 5.4 is selected.
- [3] Next, the priority of the selected interrupt request is compared with the interrupt mask level set in EXR. An interrupt request with a priority no higher than the mask level set at that time is held pending, and only an interrupt request with a priority higher than the interrupt mask level is accepted.
- [4] When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- [5] The PC, CCR, and EXR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- [6] The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the priority level of the accepted interrupt.
 If the accepted interrupt is NMI, the interrupt mask level is set to H'7.
- [7] A vector address is generated for the accepted interrupt, and execution of the interrupt handling routine starts at the address indicated by the contents of that vector address.




Figure 5.6 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2

Page 120 of 1126

5.4.4 Interrupt Exception Handling Sequence

Figure 5.7 shows the interrupt exception handling sequence. The example shown is for the case where interrupt control mode 0 is set in advanced mode, and the program area and stack area are in on-chip memory.




Figure 5.7 Interrupt Exception Handling

5.4.5 Interrupt Response Times

The H8S/2646 Group is capable of fast word transfer instruction to on-chip memory, and the program area is provided in on-chip ROM and the stack area in on-chip RAM, enabling high-speed processing.

Table 5.9 shows interrupt response times - the interval between generation of an interrupt request and execution of the first instruction in the interrupt handling routine. The execution status symbols used in table 5.9 are explained in table 5.10.

Table 5.9 Interrupt Response Times

		Norma	l Mode ^{*⁵}	Advanced Mode		
No.	Execution Status	INTM1 = 0	INTM1 = 1	INTM1 = 0	INTM1 = 1	
1	Interrupt priority determination*1	3	3	3	3	
2	Number of wait states until executing instruction ends*2	1 to (19+2⋅S _ı)	1 to (19+2⋅S _i)	1 to (19+2⋅S _I)	1 to (19+2⋅S _i)	
3	PC, CCR, EXR stack save	2.S _K	3.S _κ	2.S _K	3.S _κ	
4	Vector fetch	Sı	Sı	2·S ₁	2·S ₁	
5	Instruction fetch*3	2·S ₁	2·S ₁	2·S ₁	2·S ₁	
6	Internal processing*4	2	2	2	2	
Total	(using on-chip memory)	11 to 31	12 to 32	12 to 32	13 to 33	

Notes: 1. Two states in case of internal interrupt.

- 2. Refers to MULXS and DIVXS instructions.
- 3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.
- 4. Internal processing after interrupt acceptance and internal processing after vector fetch.
- 5. Not available in the H8S/2646 Group.

Table 5.10 Number of States in Interrupt Handling Routine Execution Statuses

			Object of Access					
			External Device					
			8-1	Bit Bus	it Bus 16-			
Symbol		Internal Memory	2-State Access	3-State Access	2-State Access	3-State Access		
Instruction fetch	S,	1	4	6+2m	2	3+m		
Branch address read	S _J							
Stack manipulation	S_{κ}							

Legend:

m: Number of wait states in an external device access.

5.5 Usage Notes

5.5.1 Contention between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupts, the disabling becomes effective after execution of the instruction.

In other words, when an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, if an interrupt is generated during execution of the instruction, the interrupt concerned will still be enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored.

The same also applies when an interrupt source flag is cleared to 0.

Figure 5.8 shows an example in which the TCIEV bit in the TPU's TIER0 register is cleared to 0.




Figure 5.8 Contention between Interrupt Generation and Disabling

The above contention will not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.

5.5.2 Instructions that Disable Interrupts

Instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions is executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit is set by one of these instructions, the new value becomes valid two states after execution of the instruction ends.

5.5.3 Times when Interrupts Are Disabled

There are times when interrupt acceptance is disabled by the interrupt controller.

The interrupt controller disables interrupt acceptance for a 3-state period after the CPU has updated the mask level with an LDC, ANDC, ORC, or XORC instruction.

5.5.4 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer is not accepted until the move is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interrupt exception handling starts at a break in the transfer cycle. The PC value saved on the stack in this case is the address of the next instruction.

Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W

MOV.W R4,R4

BNE L1

5.5.5 IRQ Interrupts

When operating by clock input, acceptance of input to an \overline{IRQ} pin is synchronized with the clock. In software standby mode, the input is accepted asynchronously. For details on the input conditions, see section 23.4.2, Control Signal Timing.

5.6 DTC Activation by Interrupt

5.6.1 Overview

The DTC can be activated by an interrupt. In this case, the following options are available:

- Interrupt request to CPU
- Activation request to DTC
- Selection of a number of the above

For details of interrupt requests that can be used with to activate the DTC, see section 8, Data Transfer Controller (DTC).

5.6.2 Block Diagram

Figure 5.9 shows a block diagram of the DTC interrupt controller.




Figure 5.9 Interrupt Control for DTC

5.6.3 Operation

The interrupt controller has three main functions in DTC control.

Selection of Interrupt Source: Interrupt factors are selected as DTC activation request or CPU interrupt request by the DTCE bit of DTCERA to DTCERG, and DTCERI of DTC.

By specifying the DISEL bit of the DTC's MRB, it is possible to clear the DTCE bit to 0 after DTC data transfer, and request a CPU interrupt.

If DTC carries out the designate number of data transfers and the transfer counter reads 0, after DTC data transfer, the DTCE bit is also cleared to 0, and a CPU interrupt requested.

Determination of Priority: The DTC activation source is selected in accordance with the default priority order, and is not affected by mask or priority levels. See section 8.3.3, DTC Vector Table for the respective priority.

Operation Order: If the same interrupt is selected as a DTC activation source and a CPU interrupt source, the DTC data transfer is performed first, followed by CPU interrupt exception handling.

Table 5.11 shows the interrupt factor clear control and selection of interrupt factors by specification of the DTCE bit of DTCERA to DTCERG, DTCERI of DTC, and the DISEL bit of DTC's MRB.

Table 5.11 Interrupt Source Selection and Clearing Control

Settings

DTC		Interrupt Sou	Interrupt Source Selection/Clearing Control		
DTCE	DISEL	DTC	СРИ		
0	*	Х	Δ		
1	0	Δ	Х		
	1	0	Δ		

Legend:

 Δ : The relevant interrupt is used. Interrupt source clearing is performed. (The CPU should clear the source flag in the interrupt handling routine.)

O: The relevant interrupt is used. The interrupt source is not cleared.

X: The relevant bit cannot be used.

* : Don't care

Notes on Use: SCI and A/D converter interrupt sources are cleared when the DTC reads or writes to the prescribed register.

Section 6 PC Break Controller (PBC)

6.1 Overview

The PC break controller (PBC) provides functions that simplify program debugging. Using these functions, it is easy to create a self-monitoring debugger, enabling programs to be debugged with the chip alone, without using an in-circuit emulator. Four break conditions can be set in the PBC: instruction fetch, data read, data write, and data read/write.

6.1.1 Features

The PC break controller has the following features:

- Two break channels (A and B)
- The following can be set as break compare conditions:
 - 24 address bits
 - Bit masking possible
 - Bus cycle
 - Instruction fetch
 - Data access: data read, data write, data read/write
 - Bus master
 - Either CPU or CPU/DTC can be selected
- The timing of PC break exception handling after the occurrence of a break condition is as follows:
 - Immediately before execution of the instruction fetched at the set address (instruction fetch)
 - Immediately after execution of the instruction that accesses data at the set address (data access)
- Module stop mode can be set
 - The initial setting is for PBC operation to be halted. Register access is enabled by clearing module stop mode.

6.1.2 Block Diagram

Figure 6.1 shows a block diagram of the PC break controller.




Figure 6.1 Block Diagram of PC Break Controller

6.1.3 Register Configuration

Table 6.1 shows the PC break controller registers.

Table 6.1 PC Break Controller Registers


			Initial Value	
Name	Abbreviation	R/W	Reset	Address*1
Break address register A	BARA	R/W	H'XX000000	H'FE00
Break address register B	BARB	R/W	H'XX000000	H'FE04
Break control register A	BCRA	R/(W)*2	H'00	H'FE08
Break control register B	BCRB	R/(W)*2	H'00	H'FE09
Module stop control register C	MSTPCRC	R/W	H'FF	H'FDEA

Notes: 1. Lower 16 bits of the address.

2. Only a 0 may be written to this bit to clear the flag.

6.2 Register Descriptions

6.2.1 Break Address Register A (BARA)



BARA is a 32-bit readable/writable register that specifies the channel A break address.

BAA23 to BAA0 are initialized to H'000000 by a reset and in hardware standby mode.

Bits 31 to 24—Reserved: These bits return an undefined value if read, and cannot be modified.

Bits 23 to 0—Break Address A23 to A0 (BAA23 to BAA0): These bits hold the channel A PC break address.

6.2.2 Break Address Register B (BARB)

BARB is the channel B break address register. The bit configuration is the same as for BARA.

6.2.3 Break Control Register A (BCRA)

Bit	7	6	5	4	3	2	1	0
	CMFA	CDA	BAMRA2	BAMRA1	BAMRA0	CSELA1	CSELA0	BIEA
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Only a 0 may be written to this bit to clear the flag.

BCRA is an 8-bit readable/writable register that controls channel A PC breaks. BCRA (1) selects the break condition bus master, (2) specifies bits subject to address comparison masking, and (3) specifies whether the break condition is applied to an instruction fetch or a data access. It also contains a condition match flag.

BCRA is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—Condition Match Flag A (CMFA): Set to 1 when a break condition set for channel A is satisfied. This flag is not cleared to 0.

Bit 7 CMFA	Description	
0	[Clearing condition]	
	When 0 is written to CMFA after reading CMFA = 1	(Initial value)
1	[Setting condition]	
	When a condition set for channel A is satisfied	

Bit 6—CPU Cycle/DTC Cycle Select A (CDA): Selects the channel A break condition bus master.

Bit 6		
CDA	Description	
0	PC break is performed when CPU is bus master	(Initial value)
1	PC break is performed when CPU or DTC is bus master	

Bits 5 to 3—Break Address Mask Register A2 to A0 (BAMRA2 to BAMRA0): These bits specify which bits of the break address (BAA23 to BAA0) set in BARA are to be masked.

Bit 5 BAMRA2	Bit 4 BAMRA1	Bit 3 BAMRA0	Description
0	0	0	All BARA bits are unmasked and included in break conditions (Initial value)
		1	BAA0 (lowest bit) is masked, and not included in break conditions
	1	0	BAA1, BAA0 (lower 2 bits) are masked, and not included in break conditions
		1	BAA2 to BAA0 (lower 3 bits) are masked, and not included in break conditions
1	0	0	BAA3 to BAA0 (lower 4 bits) are masked, and not included in break conditions
		1	BAA7 to BAA0 (lower 8 bits) are masked, and not included in break conditions
	1	0	BAA11 to BAA0 (lower 12 bits) are masked, and not included in break conditions
		1	BAA15 to BAA0 (lower 16 bits) are masked, and not included in break conditions

Bits 2 and 1—Break Condition Select A (CSELA1, CSELA0): These bits selection an instruction fetch, data read, data write, or data read/write cycle as the channel A break condition.

Bit 2 CSELA1	Bit 1 CSELA0	Description	
0	0	Instruction fetch is used as break condition	(Initial value)
	1	Data read cycle is used as break condition	
1	0	Data write cycle is used as break condition	
	1	Data read/write cycle is used as break condition	

Bit 0—Break Interrupt Enable A (BIEA): Enables or disables channel A PC break interrupts.

Bit 0 BIEA	Description	
0	PC break interrupts are disabled	(Initial value)
1	PC break interrupts are enabled	

6.2.4 Break Control Register B (BCRB)

BCRB is the channel B break control register. The bit configuration is the same as for BCRA.

6.2.5 Module Stop Control Register C (MSTPCRC)

Bit	7	6	5	4	3	2	1	0
	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

MSTPCRC is an 8-bit readable/writable register that performs module stop mode control.

When the MSTPC4 bit is set to 1, PC break controller operation is stopped at the end of the bus cycle, and module stop mode is entered. Register read/write accesses are not possible in module stop mode. For details, see section 22.5, Module Stop Mode.

MSTPCRC is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 4—Module Stop (MSTPC4): Specifies the PC break controller module stop mode.

Bit 4 MSTPC4	Description	
0	PC break controller module stop mode is cleared	
1	PC break controller module stop mode is set	(Initial value)

6.3 Operation

The operation flow from break condition setting to PC break interrupt exception handling is shown in sections 6.3.1, PC Break Interrupt Due to Instruction Fetch, and 6.3.2, PC Break Interrupt Due to Data Access, taking the example of channel A.

6.3.1 PC Break Interrupt Due to Instruction Fetch

1. Initial settings

- Set the break address in BARA. For a PC break caused by an instruction fetch, set the address of the first instruction byte as the break address.
- Set the break conditions in BCRA.

BCRA bit 6 (CDA): With a PC break caused by an instruction fetch, the bus master must be the CPU. Set 0 to select the CPU.

BCRA bits 5 to 3 (BAMA2 to BAMA0): Set the address bits to be masked.

BCRA bits 2, 1 (CSELA1, CSELA0): Set 00 to specify an instruction fetch as the break condition.

BCRA bit 0 (BIEA): Set to 1 to enable break interrupts.

2. Satisfaction of break condition

— When the instruction at the set address is fetched, a PC break request is generated immediately before execution of the fetched instruction, and the condition match flag (CMFA) is set.

3. Interrupt handling

— After priority determination by the interrupt controller, PC break interrupt exception handling is started.

6.3.2 PC Break Interrupt Due to Data Access

1. Initial settings

- Set the break address in BARA. For a PC break caused by a data access, set the target ROM, RAM, I/O, or external address space address as the break address. Stack operations and branch address reads are included in data accesses.
- Set the break conditions in BCRA.

BCRA bit 6 (CDA): Select the bus master.

BCRA bits 5 to 3 (BAMA2 to BAMA0): Set the address bits to be masked.

BCRA bits 2, 1 (CSELA1, CSELA0): Set 01, 10, or 11 to specify data access as the break condition.

BCRA bit 0 (BIEA): Set to 1 to enable break interrupts.

2. Satisfaction of break condition

— After execution of the instruction that performs a data access on the set address, a PC break request is generated and the condition match flag (CMFA) is set.

3. Interrupt handling

 After priority determination by the interrupt controller, PC break interrupt exception handling is started.

6.3.3 Notes on PC Break Interrupt Handling

- 1. The PC break interrupt is shared by channels A and B. The channel from which the request was issued must be determined by the interrupt handler.
- 2. The CMFA and CMFB flags are not cleared to 0, so 0 must be written to CMFA or CMFB after first reading the flag while it is set to 1. If the flag is left set to 1, another interrupt will be requested after interrupt handling ends.
- 3. A PC break interrupt generated when the DTC is the bus master is accepted after the bus has been transferred to the CPU by the bus controller.

6.3.4 Operation in Transitions to Power-Down Modes

The operation when a PC break interrupt is set for an instruction fetch at the address after a SLEEP instruction is shown below.

- 1. When the SLEEP instruction causes a transition from high-speed (medium-speed) mode to sleep mode, or from subactive mode to subsleep mode:
 - After execution of the SLEEP instruction, a transition is not made to sleep mode or subsleep mode, and PC break interrupt handling is executed. After execution of PC break interrupt handling, the instruction at the address after the SLEEP instruction is executed (figure 6.2 (A)).
- 2. When the SLEEP instruction causes a transition from high-speed (medium-speed) mode to subactive mode:
 - After execution of the SLEEP instruction, a transition is made to subactive mode via direct transition exception handling. After the transition, PC break interrupt handling is executed, then the instruction at the address after the SLEEP instruction is executed (figure 6.2 (B)).
- 3. When the SLEEP instruction causes a transition from subactive mode to high-speed (medium-speed) mode:
 - After execution of the SLEEP instruction, and following the clock oscillation settling time, a transition is made to high-speed (medium-speed) mode via direct transition exception handling. After the transition, PC break interrupt handling is executed, then the instruction at the address after the SLEEP instruction is executed (figure 6.2 (C)).
- 4. When the SLEEP instruction causes a transition to software standby mode or watch mode: After execution of the SLEEP instruction, a transition is made to the respective mode, and PC break interrupt handling is not executed. However, the CMFA or CMFB flag is set (figure 6.2 (D)).




Figure 6.2 Operation in Power-Down Mode Transitions

6.3.5 PC Break Operation in Continuous Data Transfer

If a PC break interrupt is generated when the following operations are being performed, exception handling is executed on completion of the specified transfer.

- When a PC break interrupt is generated at the transfer address of an EEPMOV.B instruction:
 PC break exception handling is executed after all data transfers have been completed and the
 EEPMOV.B instruction has ended.
- When a PC break interrupt is generated at a DTC transfer address:
 PC break exception handling is executed after the DTC has completed the specified number of data transfers, or after data for which the DISEL bit is set to 1 has been transferred.

6.3.6 When Instruction Execution Is Delayed by One State

Caution is required in the following cases, as instruction execution is one state later than usual.

- 1. When the PBC is enabled (i.e. when the break interrupt enable bit is set to 1), execution of a one-word branch instruction (Bcc d:8, BSR, JSR, JMP, TRAPA, RTE, or RTS) located in on-chip ROM or RAM is always delayed by one state.
- 2. When break interruption by instruction fetch is set, the set address indicates on-chip ROM or RAM space, and that address is used for data access, the instruction that executes the data access is one state later than in normal operation.
- 3. When break interruption by instruction fetch is set and a break interrupt is generated, if the executing instruction immediately preceding the set instruction has one of the addressing modes shown below, and that address indicates on-chip ROM or RAM, and that address is used for data access, the instruction will be one state later than in normal operation.
 - @ERn, @(d:16,ERn), @(d:32,ERn), @-ERn/ERn+, @aa:8, @aa:24, @aa:32, @(d:8,PC), @(d:16,PC), @@aa:8
- 4. When break interruption by instruction fetch is set and a break interrupt is generated, if the executing instruction immediately preceding the set instruction is NOP or SLEEP, or has #xx,Rn as its addressing mode, and that instruction is located in on-chip ROM or RAM, the instruction will be one state later than in normal operation.

6.3.7 Additional Notes

- 1. When a PC break is set for an instruction fetch at the address following a BSR, JSR, JMP, TRAPA, RTE, or RTS instruction:
 - Even if the instruction at the address following a BSR, JSR, JMP, TRAPA, RTE, or RTS instruction is fetched, it is not executed, and so a PC break interrupt is not generated by the instruction fetch at the next address.
- 2. When the I bit is set by an LDC, ANDC, ORC, or XORC instruction, a PC break interrupt becomes valid two states after the end of the executing instruction. If a PC break interrupt is set for the instruction following one of these instructions, since interrupts, including NMI, are disabled for a 3-state period in the case of LDC, ANDC, ORC, and XORC, the next instruction is always executed. For details, see section 5, Interrupt Controller.
- 3. When a PC break is set for an instruction fetch at the address following a Bcc instruction: A PC break interrupt is generated if the instruction at the next address is executed in accordance with the branch condition, but is not generated if the instruction at the next address is not executed.
- 4. When a PC break is set for an instruction fetch at the branch destination address of a Bcc instruction:
 - A PC break interrupt is generated if the instruction at the branch destination is executed in accordance with the branch condition, but is not generated if the instruction at the branch destination is not executed.

Section 7 Bus Controller

7.1 Overview

The H8S/2646 Group has a built-in bus controller (BSC) that manages the external address space divided into eight areas. The bus specifications, such as bus width and number of access states, can be set independently for each area, enabling multiple memories to be connected easily.

The bus controller also has a bus arbitration function, and controls the operation of the internal bus masters: the CPU, and data transfer controller (DTC).

7.1.1 Features

The features of the bus controller are listed below.

- Manages external address space in area units
 - Manages the external space as 8 areas of 2-Mbytes
 - Bus specifications can be set independently for each area
 - Burst ROM interface can be set
- Basic bus interface
 - 8-bit access or 16-bit access can be selected for each area
 - 2-state access or 3-state access can be selected for each area
 - Program wait states can be inserted for each area
- Burst ROM interface
 - Burst ROM interface can be set for area 0
 - Choice of 1- or 2-state burst access
- Idle cycle insertion
 - An idle cycle can be inserted in case of an external read cycle between different areas
 - An idle cycle can be inserted in case of an external write cycle immediately after an external read cycle
- Write buffer functions
 - External write cycle and internal access can be executed in parallel
- Bus arbitration function
 - Includes a bus arbiter that arbitrates bus mastership among the CPU and DTC
- Other
 - External bus release function

7.1.2 Block Diagram

Figure 7.1 shows a block diagram of the bus controller.




Figure 7.1 Block Diagram of Bus Controller

7.1.3 Pin Configuration

Table 7.1 summarizes the pins of the bus controller.

Table 7.1 Bus Controller Pins

Name	Symbol	I/O	Function
Address strobe	ĀS	Output	Strobe signal indicating that address output on address bus is enabled.
Read	RD	Output	Strobe signal indicating that external space is being read.
High write	HWR	Output	Strobe signal indicating that external space is to be written, and upper half (D15 to D8) of data bus is enabled.
Low write	LWR	Output	Strobe signal indicating that external space is to be written, and lower half (D7 to D0) of data bus is enabled.
Wait	WAIT	Input	Wait request signal used when accessing external 3-state access space.

7.1.4 Register Configuration

Table 7.2 summarizes the registers of the bus controller.

Table 7.2 Bus Controller Registers

Name	Abbreviation	R/W	Initial Value	Address*1
Bus width control register	ABWCR	R/W	H'FF/H'00*2	H'FED0
Access state control register	ASTCR	R/W	H'FF	H'FED1
Wait control register H	WCRH	R/W	H'FF	H'FED2
Wait control register L	WCRL	R/W	H'FF	H'FED3
Bus control register H	BCRH	R/W	H'D0	H'FED4
Bus control register L	BCRL	R/W	H'08	H'FED5
Pin function control register	PFCR	R/W	H'0D/H'00	H'FDEB

Notes: 1. Lower 16 bits of the address.

2. Determined by the MCU operating mode.

7.2 Register Descriptions

7.2.1 Bus Width Control Register (ABWCR)

Bit	:	7	6	5	4	3	2	1	0
		ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0
Modes 5 to	7								
Initial value	:	1	1	1	1	1	1	1	1
RW	:	R/W							
Mode 4									
Initial value	:	0	0	0	0	0	0	0	0
RW	:	R/W							

ABWCR is an 8-bit readable/writable register that designates each area for either 8-bit access or 16-bit access.

ABWCR sets the data bus width for the external memory space. The bus width for on-chip memory and internal I/O registers is fixed regardless of the settings in ABWCR.

After a reset and in hardware standby mode, ABWCR is initialized to H'FF in modes 5, 6, 7, and to H'00 in mode 4. It is not initialized in software standby mode.

Bits 7 to 0—Area 7 to 0 Bus Width Control (ABW7 to ABW0): These bits select whether the corresponding area is to be designated for 8-bit access or 16-bit access.

Bit n ABWn	Description
0	Area n is designated for 16-bit access
1	Area n is designated for 8-bit access

(n = 7 to 0)

7.2.2 **Access State Control Register (ASTCR)**

Bit	:	7	6	5	4	3	2	1	0
		AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0
Initial va	ılue :	1	1	1	1	1	1	1	1
R/W	:	R/W							

ASTCR is an 8-bit readable/writable register that designates each area as either a 2-state access space or a 3-state access space.

ASTCR sets the number of access states for the external memory space. The number of access states for on-chip memory and internal I/O registers is fixed regardless of the settings in ASTCR.

ASTCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 0—Area 7 to 0 Access State Control (AST7 to AST0): These bits select whether the corresponding area is to be designated as a 2-state access space or a 3-state access space.

Wait state insertion is enabled or disabled at the same time.

Bit n ASTn	Description	
0	Area n is designated for 2-state access Wait state insertion in area n external space is disabled	
1	Area n is designated for 3-state access Wait state insertion in area n external space is enabled	(Initial value)
		(n = 7 to 0)

7.2.3 Wait Control Registers H and L (WCRH, WCRL)

WCRH and WCRL are 8-bit readable/writable registers that select the number of program wait states for each area.

Program waits are not inserted in the case of on-chip memory or internal I/O registers.

WCRH and WCRL are initialized to H'FF by a reset and in hardware standby mode. They are not initialized in software standby mode.

WCRH

Bit	:	7	6	5	4	3	2	1	0
		W71	W70	W61	W60	W51	W50	W41	W40
Initial value	:	1	1	1	1	1	1	1	1
R/W	:	R/W							

Bits 7 and 6—Area 7 Wait Control 1 and 0 (W71, W70): These bits select the number of program wait states when area 7 in external space is accessed while the AST7 bit in ASTCR is set to 1.

Bit 7 W71	Bit 6 W70	Description
0	0	Program wait not inserted when external space area 7 is accessed
	1	1 program wait state inserted when external space area 7 is accessed
1	0	2 program wait states inserted when external space area 7 is accessed
	1	3 program wait states inserted when external space area 7 is accessed (Initial value)

Bits 5 and 4—Area 6 Wait Control 1 and 0 (W61, W60): These bits select the number of program wait states when area 6 in external space is accessed while the AST6 bit in ASTCR is set to 1.

Bit 5	Bit 4	
W61	W60	Description
0	0	Program wait not inserted when external space area 6 is accessed
	1	1 program wait state inserted when external space area 6 is accessed
1	0	2 program wait states inserted when external space area 6 is accessed
	1	3 program wait states inserted when external space area 6 is accessed (Initial value)

Bits 3 and 2—Area 5 Wait Control 1 and 0 (W51, W50): These bits select the number of program wait states when area 5 in external space is accessed while the AST5 bit in ASTCR is set to 1.

Bit 3	Bit 2	
W51	W50	Description
0	0	Program wait not inserted when external space area 5 is accessed
	1	1 program wait state inserted when external space area 5 is accessed
1	0	2 program wait states inserted when external space area 5 is accessed
	1	3 program wait states inserted when external space area 5 is accessed (Initial value)

Bits 1 and 0—Area 4 Wait Control 1 and 0 (W41, W40): These bits select the number of program wait states when area 4 in external space is accessed while the AST4 bit in ASTCR is set to 1.

Bit 1	Bit 0	
W41	W40	Description
0	0	Program wait not inserted when external space area 4 is accessed
	1	1 program wait state inserted when external space area 4 is accessed
1	0	2 program wait states inserted when external space area 4 is accessed
	1	3 program wait states inserted when external space area 4 is accessed (Initial value)

WCRL

Bit	:	7	6	5	4	3	2	1	0	_
		W31	W30	W21	W20	W11	W10	W01	W00	
Initial valu	e :	1	1	1	1	1	1	1	1	-
R/W	:	R/W								

Bits 7 and 6—Area 3 Wait Control 1 and 0 (W31, W30): These bits select the number of program wait states when area 3 in external space is accessed while the AST3 bit in ASTCR is set to 1.

Bit 7 W31	Bit 6 W30	Description
0	0	Program wait not inserted when external space area 3 is accessed
	1	1 program wait state inserted when external space area 3 is accessed
1	0	2 program wait states inserted when external space area 3 is accessed
	1	3 program wait states inserted when external space area 3 is accessed (Initial value)

Bits 5 and 4—Area 2 Wait Control 1 and 0 (W21, W20): These bits select the number of program wait states when area 2 in external space is accessed while the AST2 bit in ASTCR is set to 1.

Bit 5	Bit 4	
W21	W20	Description
0	0	Program wait not inserted when external space area 2 is accessed
	1	1 program wait state inserted when external space area 2 is accessed
1	0	2 program wait states inserted when external space area 2 is accessed
	1	3 program wait states inserted when external space area 2 is accessed (Initial value)

Bits 3 and 2—Area 1 Wait Control 1 and 0 (W11, W10): These bits select the number of program wait states when area 1 in external space is accessed while the AST1 bit in ASTCR is set to 1.

Bit 3	Bit 2	
W11	W10	Description
0	0	Program wait not inserted when external space area 1 is accessed
	1	1 program wait state inserted when external space area 1 is accessed
1	0	2 program wait states inserted when external space area 1 is accessed
	1	3 program wait states inserted when external space area 1 is accessed (Initial value)

Bits 1 and 0—Area 0 Wait Control 1 and 0 (W01, W00): These bits select the number of program wait states when area 0 in external space is accessed while the AST0 bit in ASTCR is set to 1.

Bit 1 W01	Bit 0 W00	Description
0	0	Program wait not inserted when external space area 0 is accessed
	1	1 program wait state inserted when external space area 0 is accessed
1	0	2 program wait states inserted when external space area 0 is accessed
	1	3 program wait states inserted when external space area 0 is accessed (Initial value)

7.2.4 Bus Control Register H (BCRH)

Bit	:	7	6	5	4	3	2	1	0
		ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	_	_	_
Initial va	ılue :	1	1	0	1	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BCRH is an 8-bit readable/writable register that selects enabling or disabling of idle cycle insertion, and the memory interface for area 0.

BCRH is initialized to H'D0 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—Idle Cycle Insert 1 (ICIS1): Selects whether or not one idle cycle state is to be inserted between bus cycles when successive external read cycles are performed in different areas.

Bit 7 ICIS1	Description
0	Idle cycle not inserted in case of successive external read cycles in different areas
1	Idle cycle inserted in case of successive external read cycles in different areas (Initial value)

Bit 6—Idle Cycle Insert 0 (ICIS0): Selects whether or not one idle cycle state is to be inserted between bus cycles when successive external read and external write cycles are performed.

Bit 6 ICIS0	Description
0	Idle cycle not inserted in case of successive external read and external write cycles
1	Idle cycle inserted in case of successive external read and external write cycles (Initial value)

Bit 5—Burst ROM Enable (BRSTRM): Selects whether area 0 is used as a burst ROM interface.

Bit 5		
BRSTRM	Description	
0	Area 0 is basic bus interface	(Initial value)
1	Area 0 is burst ROM interface	

Bit 4—Burst Cycle Select 1 (BRSTS1): Selects the number of burst cycles for the burst ROM interface.

Bit 4 BRSTS1	Description	
0	Burst cycle comprises 1 state	
1	Burst cycle comprises 2 states	(Initial value)

Bit 3—Burst Cycle Select 0 (BRSTS0): Selects the number of words that can be accessed in a burst ROM interface burst access.

Bit 3 BRSTS0	Description	
0	Max. 4 words in burst access	(Initial value)
1	Max. 8 words in burst access	

Bits 2 to 0—Reserved: Only 0 should be written to these bits.

7.2.5 Bus Control Register L (BCRL)

Bit	:	7	6	5	4	3	2	1	0	
		_	_	_	_	_	_	WDBE	WAITE	
Initial va	ılue :	0	0	0	0	1	0	0	0	
R/W	:	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	

BCRL is an 8-bit readable/writable register that performs selection of the external bus-released state protocol, enabling or disabling of the write data buffer function, and enabling or disabling of wait input by $\overline{\text{WAIT}}$ pin.

BCRL is initialized to H'08 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 and 6—Reserved: Only 0 should be written to these bits.

Bit 5—Reserved: It is always read as 0. Cannot be written to.

Bit 4—Reserved: Only 0 should be written to this bit.

Bit 3—Reserved: Only 1 should be written to this bit.

Bit 2—Reserved: Only 0 should be written to this bit.

Bit 1—Write Data Buffer Enable (WDBE): This bit selects whether or not to use the write buffer function in the external write cycle.

Bit 1		
WDBE	Description	
0	Write data buffer function not used	(Initial value)
1	Write data buffer function used	

Bit 0—WAIT Pin Enable (WAITE): Selects enabling or disabling of wait input by means of the $\overline{\text{WAIT}}$ pin.

Bit 0 WAITE	Description	
0	Wait input by WAIT pin disabled. WAIT pin can be used as I/O port.	(Initial value)
1	Wait input by WAIT pin enabled	

7.2.6 Pin Function Control Register (PFCR)

Bit	:	7	6	5	4	3	2	1	0
		_	_	_	_	AE3	AE2	AE1	AE0
Initial va	lue :	0	0	0	0	1/0	1/0	0	1/0
R/W	:	R/W							

PFCR is an 8-bit read/write register that controls the address output in expanded mode with ROM.

PFCR is initialized to H'0D/H'00 by a reset and in hardware standby mode. It retains its previous state in software standby mode.

Bits 7 to 4—Reserved: Only 0 should be written to these bits.

Bits 3 to 0—Address Output Enable 3 to 0 (AE3 to AE0): These bits select enabling or disabling of address outputs A8 to A23 in ROMless expanded mode and modes with ROM. When a pin is enabled for address output, the address is output regardless of the corresponding DDR setting. When a pin is disabled for address output, it becomes an output port when the corresponding DDR bit is set to 1.

Bit 3 AE3	Bit 2 AE2	Bit 1 AE1	Bit 0 AE0	Description	
0	0	0	0	A8 to A23 address output disabled (Initial value*)	
			1	A8 address output enabled; A9 to A23 address output disabled	
		1	0	A8, A9 address output enabled; A10 to A23 address output disabled	
			1	A8 to A10 address output enabled; A11 to A23 address output disabled	
	1	0	0	A8 to A11 address output enabled; A12 to A23 address output disabled	
			1 A8 to A12 address output enabled; A13 to A23 address disabled		
		1	0	A8 to A13 address output enabled; A14 to A23 address output disabled	
			1	A8 to A14 address output enabled; A15 to A23 address output disabled	
1	0	0	0	A8 to A15 address output enabled; A16 to A23 address output disabled	
			1	A8 to A16 address output enabled; A17 to A23 address output disabled	
		1	0	A8 to A17 address output enabled; A18 to A23 address output disabled	
			1	A8 to A18 address output enabled; A19 to A23 address output disabled	
	1	0	0	A8 to A19 address output enabled; A20 to A23 address output disabled	
			1	A8 to A20 address output enabled; A21 to A23 address output disabled (Initial value*)	
		1	0	A8 to A21 address output enabled; A22, A23 address output disabled	
			1	A8 to A23 address output enabled	

Note: * In expanded mode with ROM, bits AE3 to AE0 are initialized to B'0000.

In ROMless expanded mode, bits AE3 to AE0 are initialized to B'1101.

Address pins A0 to A7 are made address outputs by setting the corresponding DDR bits to 1.

7.3 Overview of Bus Control

7.3.1 Area Partitioning

In advanced mode, the bus controller partitions the 16 Mbytes address space into eight areas, 0 to 7, in 2-Mbyte units, and performs bus control for external space in area units. In normal mode*, it controls a 64-kbyte address space comprising part of area 0. Figure 7.2 shows an outline of the memory map.

Note: * Not available in the H8S/2646 Group.




Figure 7.2 Overview of Area Partitioning

7.3.2 Bus Specifications

The external space bus specifications consist of three elements: bus width, number of access states, and number of program wait states.

The bus width and number of access states for on-chip memory and internal I/O registers are fixed, and are not affected by the bus controller.

Bus Width: A bus width of 8 or 16 bits can be selected with ABWCR. An area for which an 8-bit bus is selected functions as an 8-bit access space, and an area for which a 16-bit bus is selected functions as a16-bit access space.

If all areas are designated for 8-bit access, 8-bit bus mode is set; if any area is designated for 16-bit access, 16-bit bus mode is set. When the burst ROM interface is designated, 16-bit bus mode is always set.

Number of Access States: Two or three access states can be selected with ASTCR. An area for which 2-state access is selected functions as a 2-state access space, and an area for which 3-state access is selected functions as a 3-state access space.

With the burst ROM interface, the number of access states may be determined without regard to ASTCR.

When 2-state access space is designated, wait insertion is disabled.

Number of Program Wait States: When 3-state access space is designated by ASTCR, the number of program wait states to be inserted automatically is selected with WCRH and WCRL. From 0 to 3 program wait states can be selected.

Table 7.3 shows the bus specifications for each basic bus interface area.

 Table 7.3
 Bus Specifications for Each Area (Basic Bus Interface)

ABWCR	ASTCR	WCI	RH, WCRL	Bus Specifications (Basic Bus Interface)			
ABWn	ASTn	Wn1	Wn0	Bus Width	Access States	Program Wait States	
0	0	_	_	16	2	0	
	1	0	0		3	0	
			1	_		1	
		1	0			2	
			1			3	
1	0	_	_	8	2	0	
	1	0	0		3	0	
			1			1	
		1	0			2	
			1			3	

7.3.3 Memory Interfaces

The H8S/2646 Group memory interfaces comprise a basic bus interface that allows direct connection or ROM, SRAM, and so on, and a burst ROM interface that allows direct connection of burst ROM. The memory interface can be selected independently for each area.

An area for which the basic bus interface is designated functions as normal space, and an area for which the burst ROM interface is designated functions as burst ROM space.

7.3.4 Interface Specifications for Each Area

The initial state of each area is basic bus interface, 3-state access space. The initial bus width is selected according to the operating mode. The bus specifications described here cover basic items only, and the sections on each memory interface (sections 7.4, Basic Bus Interface and 7.5, Burst ROM Interface) should be referred to for further details.

Area 0: Area 0 includes on-chip ROM, and in ROM-disabled expansion mode, all of area 0 is external space. In ROM-enabled expansion mode, the space excluding on-chip ROM is external space.

Either basic bus interface or burst ROM interface can be selected for area 0.

Areas 1 to 6: In external expansion mode, all of areas 1 to 6 is external space.

Only the basic bus interface can be used for areas 1 to 6.

Area 7: Area 7 includes the on-chip RAM and internal I/O registers. In external expansion mode, the space excluding the on-chip RAM and internal I/O registers is external space. The on-chip RAM is enabled when the RAME bit in the system control register (SYSCR) is set to 1; when the RAME bit is cleared to 0, the on-chip RAM is disabled and the corresponding space becomes external space.

Only the basic bus interface can be used for the area 7.

7.4 Basic Bus Interface

7.4.1 Overview

The basic bus interface enables direct connection of ROM, SRAM, and so on.

The bus specifications can be selected with ABWCR, ASTCR, WCRH, and WCRL (see table 7.3).

7.4.2 Data Size and Data Alignment

Data sizes for the CPU and other internal bus masters are byte, word, and longword. The bus controller has a data alignment function, and when accessing external space, controls whether the upper data bus (D15 to D8) or lower data bus (D7 to D0) is used according to the bus specifications for the area being accessed (8-bit access space or 16-bit access space) and the data size.

8-Bit Access Space: Figure 7.3 illustrates data alignment control for the 8-bit access space. With the 8-bit access space, the upper data bus (D15 to D8) is always used for accesses. The amount of data that can be accessed at one time is one byte: a word transfer instruction is performed as two byte accesses, and a longword transfer instruction, as four byte accesses.




Figure 7.3 Access Sizes and Data Alignment Control (8-Bit Access Space)

16-Bit Access Space: Figure 7.4 illustrates data alignment control for the 16-bit access space. With the 16-bit access space, the upper data bus (D15 to D8) and lower data bus (D7 to D0) are used for accesses. The amount of data that can be accessed at one time is one byte or one word, and a longword transfer instruction is executed as two word transfer instructions.

In byte access, whether the upper or lower data bus is used is determined by whether the address is even or odd. The upper data bus is used for an even address, and the lower data bus for an odd address.




Figure 7.4 Access Sizes and Data Alignment Control (16-Bit Access Space)

7.4.3 Valid Strobes

Table 7.4 shows the data buses used and valid strobes for the access spaces.

In a read, the \overline{RD} signal is valid without discrimination between the upper and lower halves of the data bus.

In a write, the \overline{HWR} signal is valid for the upper half of the data bus, and the \overline{LWR} signal for the lower half.

Table 7.4 Data Buses Used and Valid Strobes

Area	Access Size	Read/ Write	Address	Valid Strobe	Upper Data Bus (D15 to D8)	Lower data bus (D7 to D0)
8-bit access space	Byte	Read	_	RD	Valid	Invalid
		Write	_	HWR		Hi-Z
16-bit access space	Byte	Read	Even	RD	Valid	Invalid
			Odd	_	Invalid	Valid
		Write	Even	HWR	Valid	Hi-Z
			Odd	LWR	Hi-Z	Valid
	Word	Read	_	RD	Valid	Valid
		Write	_	HWR, LWR	Valid	Valid

Notes: Hi-Z: High impedance.

Invalid: Input state; input value is ignored.

7.4.4 Basic Timing

8-Bit 2-State Access Space: Figure 7.5 shows the bus timing for an 8-bit 2-state access space. When an 8-bit access space is accessed, the upper half (D15 to D8) of the data bus is used.

The LWR pin is fixed high. Wait states cannot be inserted.




Figure 7.5 Bus Timing for 8-Bit 2-State Access Space

8-Bit 3-State Access Space: Figure 7.6 shows the bus timing for an 8-bit 3-state access space. When an 8-bit access space is accessed, the upper half (D15 to D8) of the data bus is used.

The \overline{LWR} pin is fixed high. Wait states can be inserted.




Figure 7.6 Bus Timing for 8-Bit 3-State Access Space

16-Bit 2-State Access Space: Figures 7.7 to 7.9 show bus timings for a 16-bit 2-state access space. When a 16-bit access space is accessed, the upper half (D15 to D8) of the data bus is used for the even address, and the lower half (D7 to D0) for the odd address.

Wait states cannot be inserted.




Figure 7.7 Bus Timing for 16-Bit 2-State Access Space (1) (Even Address Byte Access)




Figure 7.8 Bus Timing for 16-Bit 2-State Access Space (2) (Odd Address Byte Access)




Figure 7.9 Bus Timing for 16-Bit 2-State Access Space (3) (Word Access)

16-Bit 3-State Access Space: Figures 7.10 to 7.12 show bus timings for a 16-bit 3-state access space. When a 16-bit access space is accessed, the upper half (D15 to D8) of the data bus is used for the even address, and the lower half (D7 to D0) for the odd address.

Wait states can be inserted.




Figure 7.10 Bus Timing for 16-Bit 3-State Access Space (1) (Even Address Byte Access)




Figure 7.11 Bus Timing for 16-Bit 3-State Access Space (2) (Odd Address Byte Access)




Figure 7.12 Bus Timing for 16-Bit 3-State Access Space (3) (Word Access)

7.4.5 Wait Control

When accessing external space, the H8S/2646 Group can extend the bus cycle by inserting one or more wait states (T_w). There are two ways of inserting wait states: program wait insertion.

Program Wait Insertion: From 0 to 3 wait states can be inserted automatically between the T_2 state and T_3 state on an individual area basis in 3-state access space, according to the settings of WCRH and WCRL.

Pin Wait Insertion: Setting the WAITE bit in BCRH to 1 enables wait input by means of the $\overline{\text{WAIT}}$ pin. When external space is accessed in this state, a program wait is first inserted in accordance with the settings in WCRH and WCRL. If the $\overline{\text{WAIT}}$ pin is low at the falling edge of ϕ in the last T_2 or T_w state, another T_w state is inserted. If the $\overline{\text{WAIT}}$ pin is held low, T_w states are inserted until it goes high.

This is useful when inserting four or more T_w states, or when changing the number of T_w states for different external devices.

The WAITE bit setting applies to all areas.

Figure 7.13 shows an example of wait state insertion timing.




Figure 7.13 Example of Wait State Insertion Timing

The settings after a reset are: 3-state access, 3 program wait state insertion.

7.5 Burst ROM Interface

7.5.1 Overview

In this LSI, the area 0 external space can be set as burst ROM space and burst ROM interfacing performed. Burst ROM space interfacing allows 16-bit ROM capable of burst access to be accessed at high-speed.

The BRSTRM bit of BCRH sets area 0 as burst ROM space. CPU instruction fetches (only) can be performed using a maximum of 4-word or 8-word continuous burst access. 1 state or 2 states can be selected in the case of burst access.

7.5.2 Basic Timing

The AST0 bit of ASTCR sets the number of access states in the initial cycle (full access) of the burst ROM interface. Wait states can be inserted when the AST0 bit is set to 1. The burst cycle can be set for 1 state or 2 sttes by setting the BRSTS1 bit of BCRH. Wait states cannot be inserted. When area 0 is set as burst ROM space, area 0 is a 16-bit access space regardless of the ABW0 bit of ABWCR.

When the BRSTS0 bit of BCRH is cleared to 0, 4-word max. burst access is performed. When the BRSTS0 bit is set to 1, 8-word max. burst access is performed.

Figures 7.14 (a) and (b) show the basic access timing for the burst ROM space.

Figure 7.14 (a) is an example when both the AST0 and BRSTS1 bits are set to 1.

Figure 7.14 (b) is an example when both the AST0 and BRSTS1 bits are set to 0.




Figure 7.14 (a) Example Burst ROM Access Timing (AST0=BRSTS1=1)




Figure 7.14 (b) Example Burst ROM Access Timing (AST0=BRSTS1=0)

7.5.3 Wait Control

As with the basic bus interface, either program wait insertion or pin wait insertion using the \overline{WAIT} pin can be used in the burst ROM interface initial cycle (full access). See section 7.4.5, Wait Control.

Wait states cannot be inserted in the burst cycle.

7.6 Idle Cycle

7.6.1 Operation

When the H8S/2646 Group accesses external space, it can insert a 1-state idle cycle (T₁) between bus cycles in the following two cases: (1) when read accesses between different areas occur consecutively, and (2) when a write cycle occurs immediately after a read cycle. By inserting an idle cycle it is possible, for example, to avoid data collisions between ROM, with a long output floating time, and high-speed memory, I/O interfaces, and so on.

(1) Consecutive Reads between Different Areas

If consecutive reads between different areas occur while the ICIS1 bit in BCRH is set to 1, an idle cycle is inserted at the start of the second read cycle.

Figure 7.15 shows an example of the operation in this case. In this example, bus cycle A is a read cycle from ROM with a long output floating time, and bus cycle B is a read cycle from SRAM, each being located in a different area. In (a), an idle cycle is not inserted, and a collision occurs in cycle B between the read data from ROM and that from SRAM. In (b), an idle cycle is inserted, and a data collision is prevented.




Figure 7.15 Example of Idle Cycle Operation (1)

(2) Write after Read

If an external write occurs after an external read while the ICISO bit in BCRH is set to 1, an idle cycle is inserted at the start of the write cycle.

Figure 7.16 shows an example of the operation in this case. In this example, bus cycle A is a read cycle from ROM with a long output floating time, and bus cycle B is a CPU write cycle. In (a), an idle cycle is not inserted, and a collision occurs in cycle B between the read data from ROM and the CPU write data. In (b), an idle cycle is inserted, and a data collision is prevented.




Figure 7.16 Example of Idle Cycle Operation (2)

(3) Relationship between Chip Select (\overline{CS}^*) Signal and Read (\overline{RD}) Signal

Depending on the system's load conditions, the \overline{RD} signal may lag behind the \overline{CS} signal*. An example is shown in figure 7.17.

In this case, with the setting for no idle cycle insertion (a), there may be a period of overlap between the bus cycle A RD signal and the bus cycle B CS signal.

Setting idle cycle insertion, as in (b), however, will prevent any overlap between the \overline{RD} and \overline{CS} signals.

In the initial state after reset release, idle cycle insertion (b) is set.

Note: * The $\overline{\text{CS}}$ signal is generated externally rather than inside the LSI device.




Figure 7.17 Relationship between Chip Select $(\overline{CS})^*$ and Read (\overline{RD})

7.6.2 Pin States During Idle Cycles

Table 7.5 shows the pin states during idle cycles.

Table 7.5 Pin States During Idle Cycles

Pins	Pin State		
A23 to A0	Content identical to immediately following bus cycle		
D15 to D0	High impedance		
ĀS	High level		
RD	High level		
HWR	High level		
LWR	High level		

7.7 Write Data Buffer Function

The H8S/2646 Group has a write data buffer function in the external data bus. Using this function enables external writes to be executed in parallel with internal accesses. The write data buffer function is made available by setting the WDBE bit in BCRL to 1.

Figure 7.18 shows an example of the timing when the write data buffer function is used. When this function is used, if an external write continues for 2 states or longer, and there is an internal access next, only an external write is executed in the first state, but from the next state onward an internal access (on-chip memory or internal I/O register read/write) is executed in parallel with the external write rather than waiting until it ends.




Figure 7.18 Example of Timing when Write Data Buffer Function is Used

7.8 Bus Arbitration

7.8.1 Overview

The H8S/2646 Group has a bus arbiter that arbitrates bus master operations.

There are two bus masters, the CPU and DTC which perform read/write operations when they have possession of the bus. Each bus master requests the bus by means of a bus request signal. The bus arbiter determines priorities at the prescribed timing, and permits use of the bus by means of a bus request acknowledge signal. The selected bus master then takes possession of the bus and begins its operation.

7.8.2 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, sends a bus request acknowledge signal to the bus master making the request. If there are bus requests from more than one bus master, the bus request acknowledge signal is sent to the one with the highest priority. When a bus master receives the bus request acknowledge signal, it takes possession of the bus until that signal is canceled.

The order of priority of the bus masters is as follows:

$$(High)$$
 DTC > CPU (Low)

7.8.3 Bus Transfer Timing

Even if a bus request is received from a bus master with a higher priority than that of the bus master that has acquired the bus and is currently operating, the bus is not necessarily transferred immediately. There are specific times at which each bus master can relinquish the bus.

CPU: The CPU is the lowest-priority bus master, and if a bus request is received from the DTC, the bus arbiter transfers the bus to the bus master that issued the request. The timing for transfer of the bus is as follows:

- The bus is transferred at a break between bus cycles. However, if a bus cycle is executed in
 discrete operations, as in the case of a longword-size access, the bus is not transferred between
 the operations. See appendix A.5, Bus States During Instruction Execution, for timings at
 which the bus is not transferred.
- If the CPU is in sleep mode, it transfers the bus immediately.

DTC: The DTC sends the bus arbiter a request for the bus when an activation request is generated.

The DTC can release the bus after a vector read, a register information read (3 states), a single data transfer, or a register information write (3 states). It does not release the bus during a register information read (3 states), a single data transfer, or a register information write (3 states).

7.9 Resets and the Bus Controller

In a reset, the H8S/2646 Group, including the bus controller, enters the reset state at that point, and an executing bus cycle is discontinued.

Section 8 Data Transfer Controller (DTC)

8.1 Overview

The H8S/2646 Group includes a data transfer controller (DTC). The DTC can be activated by an interrupt or software, to transfer data.

8.1.1 Features

- Transfer possible over any number of channels
 - Transfer information is stored in memory
 - One activation source can trigger a number of data transfers (chain transfer)
- Wide range of transfer modes
 - Normal, repeat, and block transfer modes available
 - Incrementing, decrementing, and fixing of source and destination addresses can be selected
- Direct specification of 16-Mbyte address space possible
 - 24-bit transfer source and destination addresses can be specified
- Transfer can be set in byte or word units
- A CPU interrupt can be requested for the interrupt that activated the DTC
 - An interrupt request can be issued to the CPU after one data transfer ends
 - An interrupt request can be issued to the CPU after the specified data transfers have completely ended
- Activation by software is possible
- Module stop mode can be set
 - The initial setting enables DTC registers to be accessed. DTC operation is halted by setting module stop mode.

8.1.2 Block Diagram

Figure 8.1 shows a block diagram of the DTC.

The DTC's register information is stored in the on-chip RAM*. A 32-bit bus connects the DTC to the on-chip RAM (1 kbyte), enabling 32-bit/1-state reading and writing of the DTC register information.

Note: * When the DTC is used, the RAME bit in SYSCR must be set to 1.




Figure 8.1 Block Diagram of DTC

8.1.3 Register Configuration

Table 8.1 summarizes the DTC registers.

Table 8.1 DTC Registers

Name	Abbreviation	R/W	Initial Value	Address*1
DTC mode register A	MRA	*2	Undefined	*3
DTC mode register B	MRB	*2	Undefined	*3
DTC source address register	SAR	*2	Undefined	*3
DTC destination address register	DAR	*2	Undefined	*3
DTC transfer count register A	CRA	*2	Undefined	*3
DTC transfer count register B	CRB	*2	Undefined	*3
DTC enable registers	DTCER	R/W	H'00	H'FE16 to H'FE1E
DTC vector register	DTVECR	R/W	H'00	H'FE1F
Module stop control register A	MSTPCRA	R/W	H'3F	H'FDE8

Notes: 1. Lower 16 bits of the address.

- 2. Registers within the DTC cannot be read or written to directly.
- Register information is located in on-chip RAM addresses H'EBC0 to H'EFBF. It cannot be located in external memory space. When the DTC is used, do not clear the RAME bit in SYSCR to 0.

8.2 Register Descriptions

8.2.1 DTC Mode Register A (MRA)

Bit	:	7	6	5	4	3	2	1	0
		SM1	SM0	DM1	DM0	MD1	MD0	DTS	Sz
Initial valu	e :	*	*	*	*	*	*	*	*
R/W	:	_	_	_	_	_	_	_	_

*: Undefined

MRA is an 8-bit register that controls the DTC operating mode.

Bits 7 and 6—Source Address Mode 1 and 0 (SM1, SM0): These bits specify whether SAR is to be incremented, decremented, or left fixed after a data transfer.

Bit 7 SM1	Bit 6 SM0	Description
0	_	SAR is fixed
1	0	SAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)
	1	SAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)

Bits 5 and 4—Destination Address Mode 1 and 0 (DM1, DM0): These bits specify whether DAR is to be incremented, decremented, or left fixed after a data transfer.

Bit 5	Bit 4								
DM1	DM0	Description							
0	_	DAR is fixed							
1	0	DAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)							
	1	DAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)							

Bits 3 and 2—DTC Mode (MD1, MD0): These bits specify the DTC transfer mode.

Bit 3 MD1	Bit 2 MD0	Description
0	0	Normal mode
	1	Repeat mode
1	0	Block transfer mode
	1	_

Bit 1—DTC Transfer Mode Select (DTS): Specifies whether the source side or the destination side is set to be a repeat area or block area, in repeat mode or block transfer mode.

Bit 1 DTS	Description
0	Destination side is repeat area or block area
1	Source side is repeat area or block area

Bit 0—DTC Data Transfer Size (Sz): Specifies the size of data to be transferred.

Bit 0 Sz	Description
0	Byte-size transfer
1	Word-size transfer

8.2.2 DTC Mode Register B (MRB)

Bit :	/	6	5	4	3	2	1	0
	CHNE	DISEL	_	_	_		_	_
Initial value:	*	*	*	*	*	*	*	*
R/W :	<i>i</i> : –		_	_	_	_	_	_

*: Undefined

MRB is an 8-bit register that controls the DTC operating mode.

Bit 7—DTC Chain Transfer Enable (CHNE): Specifies chain transfer. With chain transfer, a number of data transfers can be performed consecutively in response to a single transfer request.

In data transfer with CHNE set to 1, determination of the end of the specified number of transfers, clearing of the interrupt source flag, and clearing of DTCER is not performed.

Bit 7 CHNE	Description
0	End of DTC data transfer (activation waiting state is entered)
1	DTC chain transfer (new register information is read, then data is transferred)

Bit 6—DTC Interrupt Select (DISEL): Specifies whether interrupt requests to the CPU are disabled or enabled after a data transfer.

Bit 6 DISEL	Description
0	After a data transfer ends, the CPU interrupt is disabled unless the transfer counter is 0 (the DTC clears the interrupt source flag of the activating interrupt to 0)
1	After a data transfer ends, the CPU interrupt is enabled (the DTC does not clear the interrupt source flag of the activating interrupt to 0)

Bits 5 to 0—Reserved: These bits have no effect on DTC operation in the H8S/2646 Group, and should always be written with 0.

8.2.3 DTC Source Address Register (SAR)

Bit	:	23	22	21	20	19	 4	3	2	1	0	
Initial va	ılue:	*	*	*	*	*	 *	*	*	*	*	
R/W	:	_	_	_	_	_	 _	_	_	_	_	
									ale .	I I a al a	C	

*: Undefined

SAR is a 24-bit register that designates the source address of data to be transferred by the DTC. For word-size transfer, specify an even source address.


8.2.4 DTC Destination Address Register (DAR)

Bit	:	23	22	21	20	19	 4	3	2	1	0
Initial value	: `	*	*	*	*	*	 *	*	*	*	*
R/W	:	_	_	_	_	_	 _	_	_	_	_
									*•	Inde	finad

*: Undefined

DAR is a 24-bit register that designates the destination address of data to be transferred by the DTC. For word-size transfer, specify an even destination address.

8.2.5 DTC Transfer Count Register A (CRA)



CRA is a 16-bit register that designates the number of times data is to be transferred by the DTC.

In normal mode, the entire CRA functions as a 16-bit transfer counter (1 to 65,536). It is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.

In repeat mode or block transfer mode, the CRA is divided into two parts: the upper 8 bits (CRAH) and the lower 8 bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-bit transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and the contents of CRAH are sent when the count reaches H'00. This operation is repeated.

8.2.6 DTC Transfer Count Register B (CRB)

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial valu	ıe:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	:	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_

*: Undefined

CRB is a 16-bit register that designates the number of times data is to be transferred by the DTC in block transfer mode. It functions as a 16-bit transfer counter (1 to 65536) that is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.

8.2.7 DTC Enable Registers (DTCER)

Bit	:	7	6	5	4	3	2	1	0
		DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0
Initial va	alue:	0	0	0	0	0	0	0	0
R/W	:	R/W							

The DTC enable registers comprise eight 8-bit readable/writable registers, DTCERA to DTCERG and DTCERI, with bits corresponding to the interrupt sources that can control enabling and disabling of DTC activation. These bits enable or disable DTC service for the corresponding interrupt sources.

The DTC enable registers are initialized to H'00 by a reset and in hardware standby mode.

Bit n—DTC Activation Enable (DTCEn)

Bit n DTCEn	Description					
0	DTC activation by this interrupt is disabled (Initial value					
	[Clearing conditions]					
	 When the DISEL bit is 1 and the data transfer has ended 					
	 When the specified number of transfers have ended 					
1	DTC activation by this interrupt is enabled					
	[Holding condition]					
	When the DISEL bit is 0 and the specified number of transfers have not ended					
	(n = 7 to 0					

A DTCE bit can be set for each interrupt source that can activate the DTC. The correspondence between interrupt sources and DTCE bits is shown in table 8.4, together with the vector number generated for each interrupt controller.

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR for reading and writing. If all interrupts are masked, multiple activation sources can be set at one time by writing data after executing a dummy read on the relevant register.

8.2.8 DTC Vector Register (DTVECR)

Bit	:	7	6	5	4	3	2	1	0
		SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0
Initial va	alue:	0	0	0	0	0	0	0	0
R/W	:	R/(W)*1	R/(W)*2						

Notes: 1. Only 1 can be written to the SWDTE bit.

2. Bits DTVEC6 to DTVEC0 can be written to when SWDTE = 0.

DTVECR is an 8-bit readable/writable register that enables or disables DTC activation by software, and sets a vector number for the software activation interrupt.

DTVECR is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—DTC Software Activation Enable (SWDTE): Enables or disables DTC activation by software.

Bit 7 SWDTE	Description					
0	DTC software activation is disabled (Initial va					
	[Clearing conditions]					
	When the DISEL bit is 0 and the specified number of transfers have not ended					
	 When 0 s written to the DISEL bit after a software-activated data transfer end interrupt (SWDTEND) request has been sent to the CPU 					
1	DTC software activation is enabled					
	[Holding conditions]					
	 When the DISEL bit is 1 and data transfer has ended 					
	 When the specified number of transfers have ended 					
	 During data transfer due to software activation 					

Bits 6 to 0—DTC Software Activation Vectors 6 to 0 (DTVEC6 to DTVEC0): These bits specify a vector number for DTC software activation.

The vector address is expressed as H'0400 + ((vector number) << 1). <<1 indicates a one-bit left-shift. For example, when DTVEC6 to DTVEC0 = H'10, the vector address is H'0420.

8.2.9 Module Stop Control Register A (MSTPCRA)

Bit	7	6	5	4	3	2	1	0
	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
Initial value	0	0	1	1	1	1	1	1
Read/Write	R/W							

MSTPCRA is a 8-bit readable/writable register that performs module stop mode control.

When the MSTPA6 bit in MSTPCRA is set to 1, the DTC operation stops at the end of the bus cycle and a transition is made to module stop mode. However, 1 cannot be written in the MSTPA6 bit while the DTC is operating. For details, see section 22.5, Module Stop Mode.

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 6—Module Stop (MSTPA6): Specifies the DTC module stop mode.

Bit 6		
MSTPA6	Description	
0	DTC module stop mode cleared	(Initial value)
1	DTC module stop mode set	

8.3 Operation

8.3.1 Overview

When activated, the DTC reads register information that is already stored in memory and transfers data on the basis of that register information. After the data transfer, it writes updated register information back to memory. Pre-storage of register information in memory makes it possible to transfer data over any required number of channels. Setting the CHNE bit to 1 makes it possible to perform a number of transfers with a single activation.

Figure 8.2 shows a flowchart of DTC operation.




Figure 8.2 Flowchart of DTC Operation

The DTC transfer mode can be normal mode, repeat mode, or block transfer mode.

The 24-bit SAR designates the DTC transfer source address and the 24-bit DAR designates the transfer destination address. After each transfer, SAR and DAR are independently incremented, decremented, or left fixed.

Table 8.2 outlines the functions of the DTC.

Table 8.2 DTC Functions

				Addres	s Registers
Tr	ransfer Mode	A	ctivation Source	Transfer Source	Transfer Destination
•	Normal mode One transfer request transfers one byte or one word Memory addresses are incremented or decremented by 1 or 2 Up to 65,536 transfers possible Repeat mode One transfer request transfers one	•	IRQ TPU TGI SCI TXI or RXI A/D converter ADI Motor control PWM timer CMI HCAN RM0 (mail box 0)	24 bits	24 bits
	byte or one word — Memory addresses are incremented or decremented by 1 or 2 — After the specified number of transfers (1 to 256), the initial state resumes and operation continues	•	Software		
•	 Block transfer mode One transfer request transfers a block of the specified size Block size is from 1 to 256 bytes or words Up to 65,536 transfers possible A block area can be designated at either the source or destination 				

8.3.2 Activation Sources

The DTC operates when activated by an interrupt or by a write to DTVECR by software. An interrupt request can be directed to the CPU or DTC, as designated by the corresponding DTCER bit. An interrupt becomes a DTC activation source when the corresponding bit is set to 1, and a CPU interrupt source when the bit is cleared to 0.

At the end of a data transfer (or the last consecutive transfer in the case of chain transfer), the activation source or corresponding DTCER bit is cleared. Table 8.3 shows activation source and DTCER clearance. The activation source flag, in the case of RXIO, for example, is the RDRF flag of SCIO.

Table 8.3 Activation Source and DTCER Clearance

Activation Source	When the DISEL Bit Is 0 and the Specified Number of Transfers Have Not Ended	When the DISEL Bit Is 1, or when the Specified Number of Transfers Have Ended
Software activation	The SWDTE bit is cleared to 0	The SWDTE bit remains set to 1 An interrupt is issued to the CPU
Interrupt activation	The corresponding DTCER bit remains set to 1	The corresponding DTCER bit is cleared to 0
	The activation source flag is cleared to 0	The activation source flag remains set to 1 A request is issued to the CPU for the activation source interrupt

Figure 8.3 shows a block diagram of activation source control. For details see section 5, Interrupt Controller.




Figure 8.3 Block Diagram of DTC Activation Source Control

When an interrupt has been designated a DTC activation source, existing CPU mask level and interrupt controller priorities have no effect. If there is more than one activation source at the same time, the DTC operates in accordance with the default priorities.

8.3.3 DTC Vector Table

Figure 8.4 shows the correspondence between DTC vector addresses and register information.

Table 8.4 shows the correspondence between activation and vector addresses. When the DTC is activated by software, the vector address is obtained from: H'0400 + (DTVECR[6:0] << 1) (where << 1 indicates a 1-bit left shift). For example, if DTVECR is H'10, the vector address is H'0420.

The DTC reads the start address of the register information from the vector address set for each activation source, and then reads the register information from that start address. The register information can be placed at predetermined addresses in the on-chip RAM. The start address of the register information should be an integral multiple of four.

The configuration of the vector address is the same in both normal* and advanced modes, a 2-byte unit being used in both cases. These two bytes specify the lower bits of the address in the on-chip RAM.

Note: * Not available in the H8S/2646 Group.




Figure 8.4 Correspondence between DTC Vector Address and Register Information

Table 8.4 Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address	DTCE*1	Priority
Write to DTVECR	Software	DTVECR	H'0400+ (DTVECR [6:0] <<1)	_	High
IRQ0	External pin	16	H'0420	DTCEA7	
IRQ1		17	H'0422	DTCEA6	
IRQ2		18	H'0424	DTCEA5	
IRQ3		19	H'0426	DTCEA4	
IRQ4		20	H'0428	DTCEA3	
IRQ5		21	H'042A	DTCEA2	
Reserved	_	22 to 27	H'042C to H'0436	_	
ADI (A/D conversion end)	A/D	28	H'0438	DTCEB6	
Reserved	_	29 to 31	H'043A to H'043E		_
TGI0A (GR0A compare match/input capture)	TPU channel 0	32	H'0440	DTCEB5	_
TGI0B (GR0B compare match/input capture)		33	H'0442	DTCEB4	
TGI0C (GR0C compare match/input capture)		34	H'0444	DTCEB3	
TGI0D (GR0D compare match/input capture)		35	H'0446	DTCEB2	
Reserved	_	36 to 39	H'0448 to H'044E	_	
TGI1A (GR1A compare match/input capture)	TPU channel 1	40	H'0450	DTCEB1	
TGI1B (GR1B compare match/input capture)		41	H'0452	DTCEB0	
TGI2A (GR2A compare match/input capture)	TPU channel 2	44	H'0458	DTCEC7	
TGI2B (GR2B compare match/input capture)		45	H'045A	DTCEC6	— ↓ Low

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address	DTCE*1	Priority
TGI3A (GR3A compare match/input capture)	TPU channel 3	48	H'0460	DTCEC5	High
TGI3B (GR3B compare match/ input capture)		49	H'0462	DTCEC4	
TGI3C (GR3C compare match/ input capture)		50	H'0464	DTCEC3	_
TGI3D (GR3D compare match/ input capture)		51	H'0466	DTCEC2	
Reserved	_	52 to 55	H'0468 to H'046E	_	
TGI4A (GR4A compare match/ input capture)	TPU channel 4	56	H'0470	DTCEC1	
TGI4B (GR4B compare match/input capture)		57	H'0472	DTCEC0	
Reserved	_	58, 59	H'0474 to H'0476	_	
TGI5A (GR5A compare match/input capture)	TPU channel 5	60	H'0478	DTCED5	
TGI5B (GR5B compare match/input capture)		61	H'047A	DTCED4	
Reserved	_	62 to 80	H'047C to H'04A0	_	
RXI0 (reception complete 0)	SCI	81	H'04A2	DTCEE3	_
TXI0 (transmit data empty 0)	channel 0	82	H'04A4	DTCEE2	_
Reserved	_	83, 84	H'04A6 to H'04A8	_	
RXI1 (reception complete 1)	SCI	85	H'04AA	DTCEE1	_
TXI1 (transmit data empty 1)	channel 1	86	H'04AC	DTCEE0	_
Reserved	_	87, 88	H'04AE to H'04B0	_	
RXI2 (reception complete 2)*2	SCI	89	H'04B2	DTCEF7	
TXI2 (transmit data empty 2) *2	channel 2	90	H'04B4	DTCEF6	_
Reserved		91 to 103	H'04B6 to H'04CE	_	Low

Jun 10, 2010

Jun 10, 2010

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address	DTCE*1	Priority
CMI1 (PWCYR1 compare match)	PWM	104	H'04D0	DTCEG7	High
CMI2 (PWCYR2 compare match)	_	105	H'04D2	DTCEG6	_ †
Reserved	_	106 to 108	H'04D4 H'04D8	_	_
RM0 (Mail box 0)	HCAN0	109	H'04DA	DTCEG2	_
Reserved	_	110 to 124	H'04DC H'04FC	_	↓ Low

Notes: 1. DTCE bits with no corresponding interrupt are reserved, and should be written with 0.

2. These vectors are used in the H8S/2648, H8S/2648R, and H8S/2647. They are reserved in the H8S/2646, H8S/2646R, and H8S/2645.

8.3.4 Location of Register Information in Address Space

Figure 8.5 shows how the register information should be located in the address space.

Locate the MRA, SAR, MRB, DAR, CRA, and CRB registers, in that order, from the start address of the register information (contents of the vector address). In the case of chain transfer, register information should be located in consecutive areas.

Locate the register information in the on-chip RAM (addresses: H'FFEBC0 to H'FFEFBF).




Figure 8.5 Location of Register Information in Address Space

8.3.5 Normal Mode

In normal mode, one operation transfers one byte or one word of data.

From 1 to 65,536 transfers can be specified. Once the specified number of transfers have ended, a CPU interrupt can be requested.

Table 8.5 lists the register information in normal mode and figure 8.6 shows memory mapping in normal mode.

Table 8.5 Register Information in Normal Mode

Name	Abbreviation	Function
DTC source address register	SAR	Designates source address
DTC destination address register	DAR	Designates destination address
DTC transfer count register A	CRA	Designates transfer count
DTC transfer count register B	CRB	Not used




Figure 8.6 Memory Mapping in Normal Mode

8.3.6 Repeat Mode

In repeat mode, one operation transfers one byte or one word of data.

From 1 to 256 transfers can be specified. Once the specified number of transfers have ended, the initial state of the transfer counter and the address register specified as the repeat area is restored, and transfer is repeated. In repeat mode the transfer counter value does not reach H'00, and therefore CPU interrupts cannot be requested when DISEL = 0.

Table 8.6 lists the register information in repeat mode and figure 8.7 shows memory mapping in repeat mode.

Table 8.6 Register Information in Repeat Mode

Name	Abbreviation	Function
DTC source address register	SAR	Designates source address
DTC destination address register	DAR	Designates destination address
DTC transfer count register AH	CRAH	Holds number of transfers
DTC transfer count register AL	CRAL	Designates transfer count
DTC transfer count register B	CRB	Not used




Figure 8.7 Memory Mapping in Repeat Mode

8.3.7 Block Transfer Mode

In block transfer mode, one operation transfers one block of data. Either the transfer source or the transfer destination is designated as a block area.

The block size is 1 to 256. When the transfer of one block ends, the initial state of the block size counter and the address register specified as the block area is restored. The other address register is then incremented, decremented, or left fixed.

From 1 to 65,536 transfers can be specified. Once the specified number of transfers have ended, a CPU interrupt is requested.

Table 8.7 lists the register information in block transfer mode and figure 8.8 shows memory mapping in block transfer mode.

Table 8.7 Register Information in Block Transfer Mode

Name	Abbreviation	Function			
DTC source address register	SAR	Designates source address			
DTC destination address register	DAR	Designates destination address			
DTC transfer count register AH	CRAH	Holds block size			
DTC transfer count register AL	CRAL	Designates block size count			
DTC transfer count register B	CRB	Transfer count			




Figure 8.8 Memory Mapping in Block Transfer Mode

8.3.8 Chain Transfer

Setting the CHNE bit to 1 enables a number of data transfers to be performed consectutively in response to a single transfer request. SAR, DAR, CRA, CRB, MRA, and MRB, which define data transfers, can be set independently.

Figure 8.9 shows the memory map for chain transfer.




Figure 8.9 Chain Transfer Memory Map

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting of the DISEL bit to 1, and the interrupt source flag for the activation source is not affected.

8.3.9 Operation Timing

Figures 8.10 to 8.12 show an example of DTC operation timing.




Figure 8.10 DTC Operation Timing (Example in Normal Mode or Repeat Mode)




Figure 8.11 DTC Operation Timing (Example of Block Transfer Mode, with Block Size of 2)




Figure 8.12 DTC Operation Timing (Example of Chain Transfer)

8.3.10 Number of DTC Execution States

Table 8.8 lists execution statuses for a single DTC data transfer, and table 8.9 shows the number of states required for each execution status.

Table 8.8 DTC Execution Statuses

Mode	Vector Read I	Register Information Read/Write J	Data Read K	Data Write L	Internal Operations M
Normal	1	6	1	1	3
Repeat	1	6	1	1	3
Block transfer	1	6	N	N	3

N: Block size (initial setting of CRAH and CRAL)

Table 8.9 Number of States Required for Each Execution Status

Object to be Accessed		On- Chip RAM	On- Chip ROM	On-Chip I/O Registers		External Devices				
Bus width		32	16	8	16	8	8	16	16	
Access states		1	1	2	2	2	3	2	3	
Execution status	Vector read	Sı	_	1	_	_	4	6+2m	2	3+m
	Register information read/write	S _J	1	_	_	_	_	_	_	_
	Byte data read	S _K	1	1	2	2	2	3+m	2	3+m
	Word data read	S _K	1	1	4	2	4	6+2m	2	3+m
	Byte data write	S _L	1	1	2	2	2	3+m	2	3+m
	Word data write	S _L	1	1	4	2	4	6+2m	2	3+m
	Internal operation	$S_{\scriptscriptstyle M}$	1	1	1	1	1	1	1	1

The number of execution states is calculated from the formula below. Note that Σ means the sum of all transfers activated by one activation event (the number in which the CHNE bit is set to 1, plus 1).

Number of execution states =
$$I \cdot (S_1 + 1) + \Sigma (J \cdot S_1 + K \cdot S_K + L \cdot S_1) + M \cdot S_M$$

For example, when the DTC vector address table is located in on-chip ROM, normal mode is set, and data is transferred from the on-chip ROM to an internal I/O register, the time required for the DTC operation is 14 states. The time from activation to the end of the data write is 11 states.

8.3.11 Procedures for Using DTC

Activation by Interrupt: The procedure for using the DTC with interrupt activation is as follows:

- [1] Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
- [2] Set the start address of the register information in the DTC vector address.
- [3] Set the corresponding bit in DTCER to 1.
- [4] Set the enable bits for the interrupt sources to be used as the activation sources to 1. The DTC is activated when an interrupt used as an activation source is generated.
- [5] After the end of one data transfer, or after the specified number of data transfers have ended, the DTCE bit is cleared to 0 and a CPU interrupt is requested. If the DTC is to continue transferring data, set the DTCE bit to 1.

Activation by Software: The procedure for using the DTC with software activation is as follows:

- [1] Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
- [2] Set the start address of the register information in the DTC vector address.
- [3] Check that the SWDTE bit is 0.
- [4] Write 1 to SWDTE bit and the vector number to DTVECR.
- [5] Check the vector number written to DTVECR.
- [6] After the end of one data transfer, if the DISEL bit is 0 and a CPU interrupt is not requested, the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the SWDTE bit to 1. When the DISEL bit is 1, or after the specified number of data transfers have ended, the SWDTE bit is held at 1 and a CPU interrupt is requested.

8.3.12 Examples of Use of the DTC

Normal Mode: An example is shown in which the DTC is used to receive 128 bytes of data via the SCI.

- [1] Set MRA to fixed source address (SM1 = SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), normal mode (MD1 = MD0 = 0), and byte size (Sz = 0). The DTS bit can have any value. Set MRB for one data transfer by one interrupt (CHNE = 0, DISEL = 0). Set the SCI RDR address in SAR, the start address of the RAM area where the data will be received in DAR, and 128 (H'0080) in CRA. CRB can be set to any value.
- [2] Set the start address of the register information at the DTC vector address.
- [3] Set the corresponding bit in DTCER to 1.
- [4] Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the reception complete (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
- [5] Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is automatically cleared to 0.
- [6] When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held at 1, the DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The interrupt handling routine should perform wrap-up processing.

Chain Transfer: An example of DTC chain transfer is shown in which pulse output is performed using the PPG. Chain transfer can be used to perform pulse output data transfer and PPG output trigger cycle updating. Repeat mode transfer to the PPG's NDR is performed in the first half of the chain transfer, and normal mode transfer to the TPU's TGR in the second half. This is because clearing of the activation source and interrupt generation at the end of the specified number of transfers are restricted to the second half of the chain transfer (transfer when CHNE = 0).

- [1] Perform settings for transfer to the PPG's NDR. Set MRA to source address incrementing (SM1 = 1, SM0 = 0), fixed destination address (DM1 = DM0 = 0), repeat mode (MD1 = 0, MD0 = 1), and word size (Sz = 1). Set the source side as a repeat area (DTS = 1). Set MRB to chain mode (CHNE = 1, DISEL = 0). Set the data table start address in SAR, the NDRH address in DAR, and the data table size in CRAH and CRAL. CRB can be set to any value.
- [2] Perform settings for transfer to the TPU's TGR. Set MRA to source address incrementing (SM1 = 1, SM0 = 0), fixed destination address (DM1 = DM0 = 0), normal mode (MD1 = MD0 = 0), and word size (Sz = 1). Set the data table start address in SAR, the TGRA address in DAR, and the data table size in CRA. CRB can be set to any value.
- [3] Locate the TPU transfer register information consecutively after the NDR transfer register information.
- [4] Set the start address of the NDR transfer register information to the DTC vector address.
- [5] Set the bit corresponding to TGIA in DTCER to 1.
- [6] Set TGRA as an output compare register (output disabled) with TIOR, and enable the TGIA interrupt with TIER.
- [7] Set the initial output value in PODR, and the next output value in NDR. Set bits in DDR and NDER for which output is to be performed to 1. Using PCR, select the TPU compare match to be used as the output trigger.
- [8] Set the CST bit in TSTR to 1, and start the TCNT count operation.
- [9] Each time a TGRA compare match occurs, the next output value is transferred to NDR and the set value of the next output trigger period is transferred to TGRA. The activation source TGFA flag is cleared.
- [10] When the specified number of transfers are completed (the TPU transfer CRA value is 0), the TGFA flag is held at 1, the DTCE bit is cleared to 0, and a TGIA interrupt request is sent to the CPU. Termination processing should be performed in the interrupt handling routine.

Software Activation: An example is shown in which the DTC is used to transfer a block of 128 bytes of data by means of software activation. The transfer source address is H'1000 and the destination address is H'2000. The vector number is H'60, so the vector address is H'04C0.

- [1] Set MRA to incrementing source address (SM1 = 1, SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), block transfer mode (MD1 = 1, MD0 = 0), and byte size (Sz = 0). The DTS bit can have any value. Set MRB for one block transfer by one interrupt (CHNE = 0). Set the transfer source address (H'1000) in SAR, the destination address (H'2000) in DAR, and 128 (H'8080) in CRA. Set 1 (H'0001) in CRB.
- [2] Set the start address of the register information at the DTC vector address (H'04C0).
- [3] Check that the SWDTE bit in DTVECR is 0. Check that there is currently no transfer activated by software.
- [4] Write 1 to the SWDTE bit and the vector number (H'60) to DTVECR. The write data is H'E0.
- [5] Read DTVECR again and check that it is set to the vector number (H'60). If it is not, this indicates that the write failed. This is presumably because an interrupt occurred between steps 3 and 4 and led to a different software activation. To activate this transfer, go back to step 3.
- [6] If the write was successful, the DTC is activated and a block of 128 bytes of data is transferred.
- [7] After the transfer, an SWDTEND interrupt occurs. The interrupt handling routine should clear the SWDTE bit to 0 and perform other wrap-up processing.

8.4 Interrupts

An interrupt request is issued to the CPU when the DTC finishes the specified number of data transfers, or a data transfer for which the DISEL bit was set to 1. In the case of interrupt activation, the interrupt set as the activation source is generated. These interrupts to the CPU are subject to CPU mask level and interrupt controller priority level control.

In the case of activation by software, a software activated data transfer end interrupt (SWDTEND) is generated.

When the DISEL bit is 1 and one data transfer has ended, or the specified number of transfers have ended, after data transfer ends, the SWDTE bit is held at 1 and an SWDTEND interrupt is generated. The interrupt handling routine should clear the SWDTE bit to 0.

When the DTC is activated by software, an SWDTEND interrupt is not generated during a data transfer wait or during data transfer even if the SWDTE bit is set to 1.

8.5 Usage Notes

Module Stop: When the MSTPA6 bit in MSTPCRA is set to 1, the DTC clock stops, and the DTC enters the module stop state. However, 1 cannot be written in the MSTPA6 bit while the DTC is operating.

On-Chip RAM: The MRA, MRB, SAR, DAR, CRA, and CRB registers are all located in on-chip RAM. When the DTC is used, the RAME bit in SYSCR must not be cleared to 0.

DTCE Bit Setting: For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all interrupts are masked, multiple activation sources can be set at one time by writing data after executing a dummy read on the relevant register.

Section 9 I/O Ports

9.1 Overview

The H8S/2646 Group has 13 I/O ports (ports 1 to 3, 5, A to F, H, J, and K), and two input-only port (ports 4 and 9).

Table 9.1 summarizes the port functions. The pins of each port also have other functions.

Each I/O port includes a data direction register (DDR) that controls input/output, a data register (DR) that stores output data, and a port register (PORT) used to read the pin states. The input-only ports do not have a DR or DDR register.

Ports A to E have a built-in pull-up MOS function, and in addition to DR and DDR, have a MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up.

Ports 3, and A to F include an open-drain control register (ODR) that controls the on/off state of the output buffer PMOS.

When ports A to F are used as the output pins for expanded bus control signals, they can drive one TTL load plus a 50pF capacitance load. Ports other than A to F can drive one TTL load and a 30pF capacitance load. All I/O ports can drive Darlington transistors when set to output. Ports 1 and A to C can drive a LED (10 mA sink current), and some of the pins in ports A to E and F can be used as LCD driver pins.

See appendix C, I/O Port Block Diagrams, for a block diagram of each port.

Table 9.1 (1) Port Functions (H8S/2646, H8S/2646R, H8S/2645)

Port	Description	Pins	Mode 4	Mode 5	Mode 6	Mode 7		
Port 1	8-bit I/O port Schmitt-triggered input (P16, P14)	P17/P015/TIOCB2/ TCLKD P16/P014/TIOCA2/ IRQ1 P15/P013/TIOCB1/ TCLKC P14/P012/TIOCA1/ IRQ0 P13/P011/TIOCD0/ TCLKB P12/P010/TIOCC0/ TCLKA P11/P09/TIOCB0 P10/P08/TIOCA0	TIOCB0, TIOCC0, TIOCD0, TIOCA1, TIOCB1, TIOCA2, TIOCB2), PPG output pins (PO15 to PO8), and interrupt inpu pins (IRQ0, IRQ1), and 8-bit I/O port					
Port 2	• 8-bit I/O port	P27/TIOCB5 P26/TIOCA5 P25/TIOCB4 P24/TIOCA4 P23/TIOCD3 P22/TIOCC3 P21/TIOCB3 P20/TIOCA3	TPU I/O pins (TIOCB5, TIOCA5, TIOCB4, TIOCA4, TIOCD3 TIOCC3, TIOCB3, TIOCA3) and 8-bit I/O port					
Port 3	8-bit I/O port	P37 P36 P35/SCK1/IRQ5 P34/RxD1 P33/TxD1 P32/SCK0/IRQ4 P31/RxD0 P30/TxD0	SCI (channels 0 SCK1), interrupt					
Port 4	8-bit input port	P47/AN7 P46/AN6 P45/AN5 R44/AN4 P43/AN3 P42/AN2 P41/AN1 P40/AN0	A/D converter a	nalog input (AN	7 to AN0) and 8	-bit input port		

Port	Description	Pins	Mode 4	Mode 5	Mode 6	Mode 7		
Port 5	• 3-bit I/O port	P52 P51 P50	3-bit I/O port					
Port 9	8-bit input port	P97 P96 P95 P94 P93/AN11 P92/AN10 P91/AN9 P90/AN8	A/D converter analog input (AN11 to AN8) and 8-bit input port					
Port A	8-bit I/O port Built-in MOS input pull-up Open-drain output capability	PA7/A23/SEG24 PA6/A22/SEG23 PA5/A21/SEG22 PA4/A20/SEG21 PA3/A19/COM4 PA2/A18/COM3 PA1/A17/COM2 PA0/A16/COM1	LCD segment ar SEG24, COM1 t to A16), and 8-b	LCD segment and common output (SEG21 to SEG24, COM1 to COM4) and 8- bit I/O port				
Port B	8-bit I/O port Built-in MOS input pull-up Open-drain output capability	PB7/A15/SEG16 PB6/A14/SEG15 PB5/A13/SEG14 PB4/A12/SEG13 PB3/A11/SEG12 PB2/A10/SEG11 PB1/A9/SEG10 PB0/A8/SEG9	LCD segment output (SEG9 to SEG16), address output (A15 to A8), and 8-bit I/O port			LCD segment output (SEG9 to SEG16) and 8-bit I/O port		
Port C	8-bit I/O port Built-in MOS input pull-up Open-drain output capability	PC7/A7/SEG8 PC6/A6/SEG7 PC5/A5/SEG6 PC4/A4/SEG5 PC3/A3/SEG4 PC2/A2/SEG3 PC1/A1/SEG2 PC0/A0/SEG1	Address output (A7 to A0)	LCD segment output (SEG1 to SEG8), address output (A7 to A0), and 8-bit I/O port	LCD segment output (SEG1 to SEG8) and 8-bit I/O port		

Port	Description	Pins	Mode 4	Mode 5	Mode 6	Mode 7		
Port D	8-bit I/O port	PD7/D15 PD6/D14	Data bus I/O			8-bit I/O port		
	 Built-in MOS input 	PD5/D13						
	pull-up	PD4/D12						
	paap	PD3/D11						
		PD2/D10						
		PD1/D9						
		PD0/D8						
Port E	• 8-bit I/O	PE7/D7	8-bit I/O port in 8-bit bus mode 8-bit I/O po					
	port	PE6/D6	Data bus I/O and 8-bit I/O port in 16-bit bus					
	Built-in	PE5/D5	mode					
	MOS input pull-up	PE4/D4						
	pair ap	PE3/D3						
		PE2/D2						
		PE1/D1						
		PE0/D0						
Port F	• 7-bit I/O port	PF7/φ	If DDR = 0: inpu If DDR = 1: φ ου					
		PF6/AS/SEG20		output (SEG18 to		LCD segment		
		PF5/RD/SEG19	bus control sign	nals (AS , RD , HV	VR)	output (SEG18		
		PF4/HWR/SEG18				to SEG20) and I/O port		
		PF3/LWR/ADTRG/ IRQ3	Bus control signinput	nal ($\overline{\text{LWR}}$) and $\overline{\text{A}}$	DTRG, IRQ3	Input port and ADTRG, IRQ3 input		
		PF2/WAIT/SEG17	If WAITE = 0 (for output (SEG17)	ollowing reset): Land input port	CD segment	LCD segment output		
			If WAITE = 1: L and WAIT input	CD segment out	put (SEG17)	(SEG17) and I/O port		
		PF0/IRQ2	IRQ2 input and	I/O port				
Port H	• 8-bit I/O	PH7/PWM1H	Motor control P	WM timer (chan	nel 1) output pir	ns (PWM1A to		
	port	PH6/PWM1G	PWM1H) and 8	-bit I/O port				
		PH5/PWM1F						
		PH4/PWM1E						
		PH3/PWM1D						
		PH2/PWM1C						
		PH1/PWM1B						
		PH0/PWM1A						

Port	Description	Pins	Mode 4	Mode 5	Mode 6	Mode 7
Port J	8-bit I/O port	PJ7/PWM2H PJ6/PWM2G PJ5/PWM2F PJ4/PWM2E PJ3/PWM2D PJ2/PWM2C PJ1/PWM2B	Motor control P ¹ PWM2H) and 8	,	nel 2) output pin	s (PWM2A to
Port K	• 2-bit I/O port	PJ0/PWM2A PK7 PK6	2-bit I/O port			

Table 9.1 (2) Port Functions (H8S/2648, H8S/2648R, H8S/2647)

Port	Description	Pins	Mode 4	Mode 5	Mode 6	Mode 7	
Port 1	8-bit I/O port Schmitt-triggered input (P16, P14)	P17/P015/TIOCB2/ TCLKD P16/P014/TIOCA2/ IRQ1 P15/P013/TIOCB1/ TCLKC P14/P012/TIOCA1/ IRQ0 P13/P011/TIOCD0/ TCLKB P12/P010/TIOCC0/ TCLKA P11/P09/TIOCB0 P10/P08/TIOCA0	TPU I/O pins (TCLKA, TCLKB, TCLKC, TCLKD, TIOCA0, TIOCB0, TIOCC0, TIOCD0, TIOCA1, TIOCB1, TIOCA2, TIOCB2), PPG output pins (PO15 to PO8), and interrupt inpu pins (IRQ0, IRQ1), and 8-bit I/O port				
Port 2	• 8-bit I/O port	P27/TIOCB5 P26/TIOCA5 P25/TIOCB4 P24/TIOCA4 P23/TIOCD3 P22/TIOCC3 P21/TIOCB3 P20/TIOCA3	. ,	TIOCB5, TIOCA5 33, TIOCA3) and	5, TIOCB4, TIOC d 8-bit I/O port	A4, TIOCD3,	

Port	Description	Pins	Mode 4	Mode 5	Mode 6	Mode 7	
Port 3	8-bit I/O port Open-drain output capability	P37 P36 P35/SCK1/IRQ5 P34/RxD1 P33/TxD1 P32/SCK0/IRQ4 P31/RxD0 P30/TxD0		1) I/O pins (TxDinput pins (IRQ4,			
Port 4	8-bit input port	P47/AN7 P46/AN6 P45/AN5 P44/AN4 P43/AN3 P42/AN2 P41/AN1 P40/AN0	A/D converter analog input (AN7 to AN0) and 8-bit input port				
Port 5	• 3-bit I/O port	P52/SCK2 P51/RxD2 P50/TxD2	SCI (channel 2)	I/O pins (SCK2, F	RxD2, TxD2) a	nd 3-bit I/O port	
Port 9	8-bit input port	P97 P96 P95 P94 P93/AN11 P92/AN10 P91/AN9 P90/AN8	A/D converter ar	alog input (AN11	to AN8) and 8	3-bit input port	
Port A	8-bit I/O port Built-in MOS input pull-up Open-drain output capability	PA7/A23/SEG40 PA6/A22/SEG39 PA5/A21/SEG38 PA4/A20/SEG37 PA3/A19/COM4 PA2/A18/COM3 PA1/A17/COM2 PA0/A16/COM1		id common outpu o COM4), addres t I/O port		LCD segment and common output (SEG37 to SEG40, COM1 to COM4) and 8- bit I/O port	

Port	Description	Pins	Mode 4	Mode 5	Mode 6	Mode 7
Port B	8-bit I/O port Built-in MOS input pull-up Open-drain output capability	PB7/A15/SEG32 PB6/A14/SEG31 PB5/A13/SEG30 PB4/A12/SEG29 PB3/A11/SEG28 PB2/A10/SEG27 PB1/A9/SEG26 PB0/A8/SEG25	LCD segment o address output	LCD segment output (SEG25 to SEG32) and 8-bit I/O port		
Port C	8-bit I/O port Built-in MOS input pull-up Open-drain output capability	PC7/A7/SEG24 PC6/A6/SEG23 PC5/A5/SEG22 PC4/A4/SEG21 PC3/A3/SEG20 PC2/A2/SEG19 PC1/A1/SEG18 PC0/A0/SEG17	Address output	(A7 to A0)	LCD segment output (SEG17 to SEG24), address output (A7 to A0), and 8-bit I/O port	LCD segment output (SEG17 to SEG24) and 8-bit I/O port
Port D	8-bit I/O port Built-in MOS input pull-up	PD7 /D15/SEG16 PD6/D14/SEG15 PD5/D13/SEG14 PD4/D12/SEG13 PD3/D11/SEG12 PD2/D10/SEG11 PD1/D9/SEG10 PD0/D8/SEG9	Data bus I/O		LCD segment output (SEG9 to SEG16) and data bus I/O	LCD segment output (SEG17 to SEG24) and 8-bit I/O port
Port E	8-bit I/O port Built-in MOS input pull-up	PE7/D7/SEG8 PE6/D6/SEG7 PE5/D5/SEG6 PE4/D4/SEG5 PE3/D3/SEG4 PE2/D2/SEG3 PE1/D1/SEG2 PE0/D0/SEG1	LCD segment o port in 8-bit bus LCD segment o bus I/O port, and	LCD segment output (SEG1 to SEG8) and 8-bit I/O port		

Port	Description	Pins	Mode 4	Mode 5	Mode 6	Mode 7		
Port F	• 7-bit I/O	PF7/φ	If DDR = 0: inpu	ıt port				
	port		If DDR = 1: φ οι	ıtput				
		PF6/AS/SEG36	LCD segment of			LCD segment		
		PF5/RD/SEG35	bus control sign	als (AS, RD, H\	VR)	output (SEG34 to SEG36) and		
		PF4/HWR/SEG34				I/O port		
		PF3/LWR/ADTRG/	Bus control sign	nal (\overline{LWR}) and \overline{A}	DTRG, IRQ3	I/O port and		
		ĪRQ3	input		ADTRG, IRQ3 input			
		PF2/WAIT/SEG33	If WAITE = 0, B	,	,	LCD segment		
			LCD segment of		•	output (SEG33) and		
			·	If WAITE = 1, BREQUE = 0: LCD segment output and WAIT input				
		PF0/IRQ2	IRQ2 input and I/O port					
Port H	• 8-bit I/O	PH7/PWM1H	PWM (channel	1) output and 8-	bit I/O port			
		PH6/PWM1G						
		PH5/PWM1F						
		PH4/PWM1E						
		PH3/PWM1D						
		PH2/PWM1C						
		PH1/PWM1B						
		PH0/PWM1A						
Port J	• 8-bit I/O	PJ7/PWM2H	PWM (channel	2) output and 8-	bit I/O port			
	port	PJ6/PWM2G						
		PJ5/PWM2F						
		PJ4/PWM2E						
		PJ3/PWM2D						
		PJ2/PWM2C						
		PJ1/PWM2B						
		PJ0/PWM2A						
Port K	• 2-bit I/O	PK7	2-bit I/O port					
	port	PK6						

9.2 Port 1

9.2.1 Overview

Port 1 is an 8-bit I/O port. Port 1 pins also function as PPG output pins (PO15 to PO8), TPU I/O pins (TCLKA, TCLKB, TCLKC, TCLKD, TIOCA0, TIOCB0, TIOCC0, TIOCD0, TIOCA1, TIOCB1, TIOCA2, and TIOCB2), and external interrupt pins ($\overline{IRQ0}$ and $\overline{IRQ1}$). Port 1 pin functions change according to the operating mode.

Figure 9.1 shows the port 1 pin configuration.




Figure 9.1 Port 1 Pin Functions

9.2.2 Register Configuration

Table 9.2 shows the port 1 register configuration.

Table 9.2 Port 1 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 1 data direction register	P1DDR	W	H'00	H'FE30
Port 1 data register	P1DR	R/W	H'00	H'FF00
Port 1 register	PORT1	R	Undefined	H'FFB0

Note: * Lower 16 bits of the address.

Port 1 Data Direction Register (P1DDR)

Bit	:	7	6	5	4	3	2	1	0
		P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
Initial valu	ie:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

P1DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 1. P1DDR cannot be read; if it is, an undefined value will be read.

Setting a P1DDR bit to 1 makes the corresponding port 1 pin an output pin, while clearing the bit to 0 makes the pin an input pin.

P1DDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

Port 1 Data Register (P1DR)

Bit	:	7	6	5	4	3	2	1	0
		P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR
Initial val	ue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

P1DR is an 8-bit readable/writable register that stores output data for the port 1 pins (P17 to P10).

P1DR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

Port 1 Register (PORT1)

Bit	:	7	6	5	4	3	2	1	0
		P17	P16	P15	P14	P13	P12	P11	P10
Initial value	e :	_*	_*	_*	_*	_*	_*	_*	_*
R/W	:	R	R	R	R	R	R	R	R

Note: * Determined by state of pins P17 to P10.

PORT1 is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port 1 pins (P17 to P10) must always be performed on P1DR.

If a port 1 read is performed while P1DDR bits are set to 1, the P1DR values are read. If a port 1 read is performed while P1DDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORT1 contents are determined by the pin states, as P1DDR and P1DR are initialized. PORT1 retains its prior state in software standby mode.

9.2.3 Pin Functions

Port 1 pins also function as PPG output pins (PO15 to PO8), TPU I/O pins (TCLKA, TCLKB, TCLKC, TCLKD, TIOCA0, TIOCB0, TIOCC0, TIOCD0, TIOCA1, TIOCB1, TIOCA2, and TIOCB2), and external interrupt input pins (IRQ0 and IRQ1). Port 1 pin functions are shown in table 9.3.

Table 9.3 Port 1 Pin Functions

Pin Selection Method and Pin Functions

P17/PO15/ TIOCB2/ TCLKD The pin function is switched as shown below according to the combination of the TPU channel 2 setting (by bits MD3 to MD0 in TMDR2, bits IOB3 to IOB0 in TIOR2, and bits CCLR1 and CCLR0 in TCR2), bits TPSC2 to TPSC0 in TCR0 and TCR5, bit NDER15 in NDERH, and bit P17DDR.

TPU Channel 2 Setting	Table Below (1)	7	Table Below (2)		
P17DDR	_	0	1	1		
NDER15	_	_	0	1		
Pin function	TIOCB2 output	P17	P17	PO15		
		input	output	output		
		TIOCB2 input*1				
	TCLKD input*2					

Notes: 1. TIOCB2 input when MD3 to MD0 = B'0000 or B'01xx, and IOB3 =

2. TCLKD input when the setting for either TCR0 or TCR5 is: TPSC2 to TPSC0 = B'111.

TCLKD input when channels 2 and 4 are set to phase counting mode.

TPU Channel 2 Setting	(2)	(1)	(2)	(2)	(1)	(2)
				(-)	. ,	(-)
MD3 to MD0	B.0000	B'01xx	B'0010		B'0011	
IOB3 to IOB0	B'0000	B'0001 to	_	B'xx00	Other tha	ın B'xx00
	B'0100	B'0011				
	B'1xxx	B'0101 to				
		B'0111				
CCLR1,	_	_			Other	B'10
CCLR0					than B'10	
Output	_	Output			PWM	_
function		compare			mode 2	
		output			output	

Selection Method and Pin Functions

P16/PO14/ TIOCA2/ IRQ1 The pin function is switched as shown below according to the combination of the TPU channel 2 setting (by bits MD3 to MD0 in TMDR2, bits IOA3 to IOA0 in TIOR2, and bits CCLR1 and CCLR0 in TCR2), bit NDER14 in NDERH, and bit P16DDR.

TPU Channel 2 Setting	Table Below (1)	7	Table Below (2	2)	
P16DDR	_	0 1 1			
NDER14	_	_	0	1	
Pin function	TIOCA2 output	P16	P16	PO14 output	
		input	output		
		TIOCA2 input*1			
	IRQ1 input				

TPU Channel 2 Setting	(2)	(1)	(2)	(1)	(1)	(2)
2 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD3 to MD0	B'0000	, B'01xx	B'001x	B'0010	B'00	011
IOA3 to IOA0	B'0000	B'0001 to	B'xx00	Oth	er than B'x	x00
	B'0100	B'0011				
	B'1xxx	B'0101 to				
		B'0111				
CCLR1,	_	_	_		Other	B'01
CCLR0					than B'01	
Output	_	Output		PWM	PWM	_
function		compare		mode 1	mode 2	
		output		output*2	output	

x: Don't care

Notes: 1. TIOCA2 input when MD3 to MD0 = B'0000 or B'01xx, and IOA3 = 1.

2. TIOCB2 output is disabled.

Pin **Selection Method and Pin Functions**

P15/P013/ TIOCB1/TCLKC

The pin function is switched as shown below according to the combination of the TPU channel 1 setting (by bits MD3 to MD0 in TMDR1, bits IOB3 to IOB0 in TIOR1, and bits CCLR1 and CCLR0 in TCR1), bits TPSC2 to TPSC0 in TCR0, TCR2, TCR4, and TCR5, bit NDER13 in NDERH, and bit P15DDR.

TPU Channel 1 Setting	Table Below (1)	Table Below (2)			
P15DDR	_	0	1	1	
NDER13	_	_	0	1	
Pin function	TIOCB1 output	P15 input	P15 output	PO13 output	
		TIOCB1 input*1			
	TCLKC input*2				

- Notes: 1. TIOCB1 input when MD3 to MD0 = B'0000 or B'01xx, and IOB3 to IOB0 = B'10xx.
 - 2. TCLKC input when the setting for either TCR0 or TCR2 is: TPSC2 to TPSC0 = B'110; or when the setting for either TCR4 or TCR5 is TPSC2 to TPSC0 = B'101.

TCLKC input when channels 2 and 4 are set to phase counting mode.

TPU Channel						
1 Setting	(2)	(1)	(2)	(2)	(1)	(2)
MD3 to MD0	B'0000,	B'01xx	B'0010		B'0011	
IOB3 to IOB0	B'0000	B'0001 to	-	B'xx00	Other tha	an B'xx00
	B'0100	B'0011				
	B'1xxx	B'0101 to				
		B'0111				
CCLR1,	_			_	Other	B'10
CCLR0					than	
					B'10	
Output	_	Output	_	_	PWM	_
function		compare			mode 2	
		output			output	

Selection Method and Pin Functions

P14/PO12/ TIOCA1/IRQ0

The pin function is switched as shown below according to the combination of the TPU channel 1 setting (by bits MD3 to MD0 in TMDR1, bits IOA3 to IOA0 in TIOR1, and bits CCLR1 and CCLR0 in TCR1), bit NDER12 in NDERH, and bit P14DDR.

TPU Channel 1 Setting	Table Below (1)	Table Below (2)			
P14DDR	_	0	1	1	
NDER12	_	_	0	1	
Pin function	TIOCA1 output	P14 input	P14 output	PO12 output	
		TIOCA1 input*1			
	IRQ0 input				

TPU Channel 1 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD3 to MD0	B'0000	B'01xx	B'001x	B'0010	B'0	011
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Other than B'xx00	Other tha	an B'xx00
CCLR1, CCLR0	_	_	_	_	Other than B'01	B'01
Output function	_	Output compare output	_	PWM mode 1 output*2	PWM mode 2 output	_

x: Don't care

Notes: 1. TIOCA1 input when MD3 to MD0 = B'0000 or B'01xx, and IOA3 to IOA0 = B'10xx.

2. TIOCB1 output is disabled.

Pin Selection Method and Pin Functions

P13/PO11/ TIOCD0/TCLKB

The pin function is switched as shown below according to the combination of the operating mode, and the TPU channel 0 setting (by bits MD3 to MD0 in TMDR0, bits IOD3 to IOD0 in TIOR0L, and bits CCLR2 to CCLR0 in TCR0), bits TPSC2 to TPSC0 in TCR0 to TCR2, bit NDER11 in NDERH, and bit P13DDR.

TPU Channel 0 Setting	Table Below (1)	Table Below (2)				
P13DDR	_	0	1	1		
NDER11	_	_	0	1		
Pin function	TIOCD0 output	P13 input P13 output PO11 outp				
		TIOCD0 input*1				
		TCLKB input*2				

- Notes: 1. TIOCD0 input when MD3 to MD0 = B'0000, and IOD3 to IOD0 = B'10xx.
 - 2. TCLKB input when the setting for TCR0 to TCR2 is: TPSC2 to TPSC0 = B'101.

TCLKB input when channels 1 and 5 are set to phase counting mode.

TPU Channel						
0 Setting	(2)	(1)	(2)	(2)	(1)	(2)
MD3 to MD0	B'0	000	B'0010		B'0011	
IOD3 to IOD0	B'0000	B'0001 to	_	B'xx00	Other tha	an B'xx00
	B'0100	B'0011				
	B'1xxx	B'0101 to				
		B'0111				
CCLR2 to	_	_	_	_	Other	B'110
CCLR0					than	
					B'110	
Output	_	Output	_	_	PWM	_
function		compare			mode 2	
		output			output	

Selection Method and Pin Functions

P12/PO10/ TIOCC0/TCLKA

The pin function is switched as shown below according to the combination of the operating mode, and the TPU channel 0 setting (by bits MD3 to MD0 in TMDR0, bits IOC3 to IOC0 in TIOR0L, and bits CCLR2 to CCLR0 in TCR0), bits TPSC2 to TPSC0 in TCR0 to TCR5, bit NDER10 in NDERH, and bit P12DDR.

TPU Channel 0 Setting	Table Below (1)	Table Below (2)					
P12DDR	_	0	1	1			
NDER10	_	_	0	1			
Pin function	TIOCC0 output	P12 input	P12 output	PO10 output			
		TIOCC0 input*1					
		TCLKA input*2					

TPU Channel 0 Setting	(2)	(1)	(2)	(1)	(1)	(2)	
MD3 to MD0	1 1	000	B'001x	B'0010			
IOC3 to IOC0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Oth	Other than B'xx00		
CCLR2 to CCLR0	_	_	_	_	Other than B'101	B'101	
Output function	_	Output compare output	_	PWM mode 1 output*3	PWM mode 2 output	_	

- Notes: 1. TIOCC0 input when MD3 to MD0 = B'0000, and IOC3 to IOC0 = B'10xx.
 - TCLKA input when the setting for TCR0 to TCR5 is: TPSC2 to TPSC0 = B'100.
 - TCLKA input when channels 1 and 5 are set to phase counting mode.
 - 3. TIOCD0 output is disabled.
 When BFA = 1 or BFB = 1 in TMDR0, output is disabled and setting (2) applies.

Pin **Selection Method and Pin Functions**

P11/PO9/TIOCB0

The pin function is switched as shown below according to the combination of the operating mode, and the TPU channel 0 setting (by bits MD3 to MD0 in TMDR0, and bits IOB3 to IOB0 in TIOR0H), bit NDER9 in NDERH, and bit P11DDR.

TPU Channel 0 Setting	Table Below (1)	Table Below (2)					
P11DDR	_	0	1	1			
NDER9	_	_	0	1			
Pin function	TIOCB0 output	P11 P11 PO9 input output					
		TIOCB0 input*					

Note: * TIOCB0 input when MD3 to MD0 = B'0000, and IOB3 to IOB0 = B'10xx.

TPU Channel						
0 Setting	(2)	(1)	(2)	(2)	(1)	(2)
MD3 to MD0	B'0	000	B'0010		B'0011	
IOB3 to IOB0	B'0000	B'0001 to	_	B'xx00	Other tha	an B'xx00
	B'0100	B'0011				
	B'1xxx	B'0101 to				
		B'0111				
CCLR2 to	_	_	_	_	Other	B'010
CCLR0					than	
					B'010	
Output	_	Output	_	_	PWM	_
function		compare			mode 2	
		output			output	

Pin **Selection Method and Pin Functions**

P10/PO8/TIOCA0

Jun 10, 2010

The pin function is switched as shown below according to the combination of the operating mode, and the TPU channel 0 setting (by bits MD3 to MD0 in TMDR0, bits IOA3 to IOA0 in TIOR0H, and bits CCLR2 to CCLR0 in TCR0), bit NDER8 in NDERH, SAE0 bit in DMABCRH, and bit P10DDR.

TPU Channel 0 Setting	Table Below (1)	Table Below (2)				
P10DDR	_	0	1	1		
NDER8	_	_	0	1		
Pin function	TIOCA0 output	P10 P10 PO8 input output output				
		TIOCA0 input*1				

TPU Channel 0 Setting	(2)	(1)	(2)	(1)	(1)	(2)	
MD3 to MD0		000	B'001x	B'0010	B'0011		
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Oth	Other than B'xx00		
CCLR2 to CCLR0	_	_	_	_	Other than B'001	B'001	
Output function	_	Output compare output	_	PWM mode 1 output*2	PWM mode 2 output	_	

x: Don't care

Notes: 1. TIOCA0 input when MD3 to MD0 = B'0000, and IOA3 to IOA0 = B'10xx.

2. TIOCB0 output is disabled.

9.3 Port 2

9.3.1 Overview

Port 2 is an 8-bit I/O port. Port 2 also functions as TPU I/O pins (TIOCB5, TIOCA5, TIOCB4, TIOCA4, TIOCD3, TIOCC3, TIOCB3, TIOCA3). The pin functions of port 2 change with the operating mode.

Figure 9.2 shows the pin functions for port 2.




Figure 9.2 Port 2 Pin Functions

9.3.2 Register Configuration

Table 9.4 shows the configuration of port 3 registers.

Table 9.4 Port 2 Register Configuration

Name	Abbreviation	R/W	Initial Value	Address*
Port 2 data direction register	P2DDR	W	H'00	H'FE31
Port 2 data register	P2DR	R/W	H'00	H'FF01
Port 2 register	PORT2	R	Undefined	H'FFB1

Note: * Lower 16 bits of the address.

Port 2 Data Direction Register (P2DDR)

Bit	:	7	6	5	4	3	2	1	0
		P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR
Initial	value :	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

P2DDR is an 8-bit write-only register that specifies whether individual bits are input or output for each of the pins in port 2. It is not possible to read it. An undefined value is returned if an attempt is made to read it.

Setting one of the bits of P2DDR to 1 sets the corresponding pin in port 2 to output, and clearing the bit to 0 sets the corresponding pin to input.

P2DDR is initialized to H'00 if a reset occurs and in the hardware standby mode. The previous values are retained by P2DDR in the software standby mode.

Port 2 Data Register (P2DR)

Bit	:	7	6	5	4	3	2	1	0
		P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR
Initial value	e :	0	0	0	0	0	0	0	0
R/W	:	R/W							

P2DR is an 8-bit readable/writable register that stores output data for the port 2 pins (P27 to P20).

P2DR is initialized to H'00 if a reset occurs and in the hardware standby mode. The previous values are retained in the software standby mode.

Port 2 Register (PORT2)

Bit	:	7	6	5	4	3	2	1	0
		P27	P26	P25	P24	P23	P22	P21	P20
Initial valu	ue :	*	_*	_*	_*	_*	_*	_*	*
R/W	:	R	R	R	R	R	R	R	R

Note: * Determined by state of pins P27 to P20.

PORT2 is an 8-bit read-only register. It is not possible to write to it. It reflects the states of the pins. Always write output data from the port 2 pins (P27 to P20) to P2DR.

If P2DDR is set to 1, the value of P2DR is returned when port 2 is read. If P2DDR is cleared to 0, the pin states are returned when port 2 is read.

P2DDR and P2DR are initialized if a reset occurs and in the hardware standby mode, so the content of PORT2 is determined by the pin states. The previous states are retained in the software standby mode.

9.3.3 Pin Functions

The port 2 pins also function as TPU I/O pins (TIOCB5, TIOCA5, TIOCB4, TIOCA4, TIOCD3, TIOCC3, TIOCB3, TIOCA3). The pin functions of port 2 change with the operating mode.

Table 9.5 lists the pin functions for port 2.

Table 9.5 Port 2 Pin Functions

Pin Selection Method and Pin Functions

P27/TIOCB5

Switches as follows according to the combinations of the TPU channel 5 setting made using bits MD3 to MD0 of TMDR5, bits IOB3 to IOB0 of TIOR5, and bits CCLR1 and CCLR0 of TCR5, as well as the P27DDR bit.

TPU Channel 5 Setting	Table Below (1)	Table B	elow (2)		
P27DDR	_	0	1		
Pin function	TIOCB5 output	P27 input	P27 output		
		TIOCB5 input*			

Note: * TIOCB5 input if MD3 to MD0 = 0, B'0000, B'01xx, and IOB = 1.

TPU Channel 5 Setting	(2)	(1)	(2)	(2)	(1)	(2)
MD3 to MD0	B'0000,	B'01xx	B'0010		B'0011	
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111		B'xx00	Other tha	an B'xx00
CCLR1, CCLR0	_	_	_	_	Other than B'10	B'10
Output function	_	Output compare output	_	_	PWM mode 2 output	_

Selection Method and Pin Functions

P26/TIOCA5

Switches as follows according to the combinations of the TPU channel 5 setting made using bits MD3 to MD0 of TMDR5, bits IOA3 to IOA0 of TIOR5, and bits CCLR1 and CCLR0 of TCR5, as well as the P26DDR bit.

TPU Channel 5 Setting	Table Below (1)	Table B	elow (2)			
P26DDR		0	1			
Pin function	TIOCA5 output	P26 input*	P26 output			
		TIOCA5 input*				

TPU Channel							
5 Setting	(2)	(1)	(2)	(1)	(1)	(2)	
MD3 to MD0	B'0000	, B'01xx	B'001x	B'0010	B'0011		
IOA3 to IOA0	B'0000	B'0001 to	B'xx00	Other than B'xx00			
	B'0100	B'0011					
	B'1xxx	B'0101 to					
		B'0111					
CCLR1,	_	_	_	_	Other	B'01	
CCLR0					than B'01		
Output	_	Output	_	PWM	PWM	_	
function		compare		mode 1	mode 2		
		output		output*	output		

Note: * TIOCB5 output prohibited.

Pin Selection Method and Pin Functions

P25/TIOCB4

Switches as follows according to the combinations of the TPU channel 4 setting made using bits MD3 to MD0 of TMDR4, bits IOB3 to IOB0 of TIOR4, and bits CCR1 and CCR0 of TCR4, as well as the P25DDR bit.

TPU Channel 4 Setting	Table Below (1)	Table B	elow (2)	
P25DDR	_	0	1	
Pin function	TIOCB4 output	P25 input	P25 output	
		TIOCB4 input		

TPU Channel						
4 Setting	(2)	(1)	(2)	(2)	(1)	(2)
MD3 to MD0	B'0000,	B'01xx	B'0010		B'0011	
IOB3 to IOB0	B'0000	B'0001 to		B'xx00	Other tha	an B'xx00
	B'0100	B'0011				
	B'1xxx	B'0101 to				
		B'0111				
CCLR1,	_	_	1	_	Other	B'10
CCLR0					than	
					B'10	
Output	_	Output	_	_	PWM	_
function		compare			mode 2	
		output			output	

Selection Method and Pin Functions

P24/TIOCA4

Switches as follows according to the combinations of the TPU channel 4 setting made using bits MD3 to MD0 of TMDR4, bits IOA3 to IOA0 of TIOR4, and bits CCR1 and CCR0 of TCR4, as well as the P24DDR bit.

TPU Channel 4 Setting	Table Below (1)	Table B	elow (2)	
P24DDR		0	1	
Pin function	TIOCA4 output	P24 input*	P24 output	
		TIOCA4 input*		

TPU Channel						
4 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD3 to MD0	B'0000	, B'01xx	B'001x	B'0010	B'0	011
IOA3 to IOA0	B'0000	B'0001 to	B'xx00	Other	Other tha	an B'xx00
	B'0100	B'0011		than		
	B'1xxx	B'0101 to		B'xx00		
		B'0111				
CCLR1,	_	_		_	Other	B'01
CCLR0					than B'01	
Output	_	Output	_	PWM	PWM	_
function		compare		mode 1	mode 2	
		output		output*	output	

Note: * TIOCB4 output prohibited.

Pin Selection Method and Pin Functions

P23/TIOCD3

Switches as follows according to the combinations of the TPU channel 3 setting made using bits MD3 to MD0 of TMDR3, bits IOD3 to IOD0 of TIOR3L, and bits CCLR2 to CCLR0 of TCR3, as well as the P23DDR bit.

TPU Channel 3 Setting	Table Below (1)	Table B	elow (2)	
P23DDR	_	0	1	
Pin function	TIOCD3 output	P23 input	P23 output	
		TIOCD3 input		

TPU Channel						
3 Setting	(2)	(1)	(2)	(2)	(1)	(2)
MD3 to MD0	B'0	000	B'001x	B'0010	B'0	011
IOD3 to IOD0	B'0000	B'0001 to		Other	Other tha	an B'xx00
	B'0100	B'0011		than		
	B'1xxx	B'0101 to		B'xx00		
		B'0111				
CCLR2 to	_	_			Other	B'110
CCLR0					than	
					B'110	
Output	_	Output	_	_	PWM	_
function		compare			mode 2	
		output			output	

Selection Method and Pin Functions

P22/TIOCC3

Switches as follows according to the combinations of the TPU channel 3 setting made using bits MD3 to MD0 of TMDR3, bits IOC3 to IOC0 of TIOR3L, and bits CCR2 to CCR0 of TCR3, as well as the P22DDR bit.

TPU Channel 3 Setting	Table Below (1)	Table Below (2)		
P22DDR		0	1	
Pin function	TIOCC3 output	P22 input	P22 output	
		TIOCC3 input		

TPU Channel						
3 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD3 to MD0	B'0	000	B'001x	B'0010	B'0	011
IOC3 to IOC0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Other than B'xx00		
CCLR2 to CCLR0	_	_	_	_	Other than B'101	B'101
Output function	_	Output compare output		PWM mode 1 output*	PWM mode 2 output	_

Note: * TIOCD3 output prohibited.

Pin Selection Method and Pin Functions

P21/TIOCB3

Switches as follows according to the combinations of the TPU channel 3 setting made using bits MD3 to MD0 of TMDR3, bits IOB3 to IOB0 of TIOR3L, and bits CCR2 to CCR0 of TCR3, as well as the P21DDR bit.

TPU Channel 3 Setting	Table Below (1)	Table B	elow (2)	
P21DDR		0	1	
Pin function	TIOCB3 output	P21 input	P21 output	
		TIOCB3 input		

TPU Channel						
3 Setting	(2)	(1)	(2)	(2)	(1)	(2)
MD3 to MD0	B'0	000	B'0010		B'0011	
IOB3 to IOB0	B'0000	B'0001 to	_	B'xx00	Other tha	an B'xx00
	B'0100	B'0011				
	B'1xxx	B'0101 to				
		B'0111				
CCLR2 to	_		_	_	Other	B'010
CCLR0					than	
					B'010	
Output	_	Output	_	_	PWM	_
function		compare			mode 2	
		output			output	

Selection Method and Pin Functions

P20/TIOCA3

Switches as follows according to the combinations of the TPU channel 3 setting made using bits MD3 to MD0 of TMDR3, bits IOA3 to IOA0 of TIOR3L, and bits CCR2 to CCR0 of TCR3, as well as the P20DDR bit.

TPU Channel 3 Setting	Table Below (1)	Table B	elow (2)	
P20DDR		0	1	
Pin function	TIOCA3 output	P20 input	P20 output	
		TIOCA3 input		

TPU Channel						
0 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD3 to MD0	B'0	000	B'001x	B'0010	B'0	011
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Other than B'xx00		
CCLR2 to CCLR0	_	_	_	_	Other than B'001	B'001
Output function	_	Output compare output		PWM mode 1 output*	PWM mode 2 output	_

Note: * TIOCB3 output prohibited.

9.4 Port 3

9.4.1 Overview

Port 3 is an 8-bit I/O port. Port 3 is a multi-purpose port for SCI I/O pins (TxD0, RxD0, SCK0, TxD1, RxD1, SCK1), and external interrupt input pins ($\overline{IRQ4}$, $\overline{IRQ5}$). All of the port 3 pin functions have the same operating mode. The configuration for each of the port 3 pins is shown in figure 9.3.




Figure 9.3 Port 3 Pin Functions

9.4.2 Register Configuration

Table 9.6 shows the configuration of port 3 registers.

 Table 9.6
 Port 3 Register Configuration

Name	Abbreviation	R/W	Initial Value	Address*
Port 3 data direction register	P3DDR	W	H'00	H'FE32
Port 3 data register	P3DR	R/W	H'00	H'FF02
Port 3 register	PORT3	R	Undefined	H'FFB2
Port 3 open drain control register	P3ODR	R/W	H'00	H'FE46

Note: * Lower 16 bits of the address.

Port 3 Data Direction Register (P3DDR)

Bit	7	6	5	4	3	2	1	0
	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P3DDR is an 8-bit write-dedicated register, which specifies the I/O for each port 3 pin by bit. Read is disenabled. If a read is carried out, undefined values are read out.

By setting P3DDR to 1, the corresponding port 3 pins become output, and be clearing to 0 they become input.

P3DDR is initialized to H'00 by a reset and in hardware standby mode. The previous state is maintained in software standby mode. SCI is initialized, so the pin state is determined by the specification of P3DDR and P3DR.

Port 3 Data Register (P3DR)

Bit	7	6	5	4	3	2	1	0
	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

P3DR is an 8-bit readable/writable register, which stores the output data of port 3 pins (P37 to P30).

P3DR is initialized to H'00 by a reset and in hardware standby mode. The previous state is maintained in software standby mode.

Port 3 Register (PORT3)

Bit	7	6	5	4	3	2	1	0
	P37	P36	P35	P34	P33	P32	P31	P30
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: * Determined by the state of pins P37 to P30.

PORT3 is an 8-bit read-dedicated register, which reflects the state of pins. Write is disenabled. Always carry out writing off output data of port 3 pins (P37 to P30) to P3DR without fail.

When P3DDR is set to 1, if port 3 is read, the values of P3DR are read. When P3DDR is cleared to 0, if port 3 is read, the states of pins are read out.

P3DDR and P3DR are initialized by a reset and in hardware standby mode, so PORT3 is determined by the state of the pins. The previous state is maintained in software standby mode.

Port 3 Open Drain Control Register (P3ODR)

Bit	7	6	5	4	3	2	1	0
	P37ODR	P36ODR	P35ODR	P34ODR	P33ODR	P32ODR	P31ODR	P30ODR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

P3ODR is an 8-bit readable/writable register, which controls the on/off of port 3 pins (P37 to P30).

By setting P3ODR to 1, the port 3 pins become an open drain output, and when cleared to 0 they become CMOS output.

P3ODR is initialized to H'00 by a reset and in hardware standby mode. The previous state is maintained in software standby mode.

9.4.3 **Pin Functions**

The port 3 pins also function as SCI I/O input pins (TxD0, RxD0, SCK0, TxD1, RxD1, and SCK1) and as external interrupt input pins (IRQ4 and IRQ5). The functions of port 3 pins are shown in table 9.7.

Port 3 Pin Functions Table 9.7

Pin	Selection Met	hod and Pin	Function	s					
P37	Switches as follows according to the setting of the P37DDR bit.								
	P37DDR		0			1			
	Pin function	P3	7 input pir	n		P3	37 output	pin*	
	Note: * When I	P370DR = 1,	it become	s NN	IOS open dra	in ou	tput.		
P36	Switches as fo	Switches as follows according to the setting of the P36DDR bit.							
	P36DDR				1				
	Pin function	P3		P3	36 output	pin*			
	Note: * When P36ODR = 1, it becomes NMOS open drain output.								
P35/SCK1/ IRQ5	Switches as follows according to the combinations of the C/\overline{A} bit of SMR1, the CKE0 and CKE1 bits of SCR, and the P35DDR bit.								
	CKE1			()			1	
	C/A				1	_			
	CKE0	()		1	_		_	
	P35DDR	0	1		_		_	_	
	Pin function	P35 input pin	P35 output p		SCK1 output pin*	_	SCK1 put pin*	SCK1 input pin	
			I		IRQ5 input				
	Note: * When I	P35ODR = 1,	it become	s NN	/IOS open dra	in ou	tput.		
P34/RxD1	Switches as fo	llows accordin	g to comb	oinati	ons of bit RE	of SC	CR1 and I	bit P34DDR.	
	RE		()				1	
	P34DDR	0			1			_	
	Pin function	P34 inpu	ıt pin	F	234 output pin	4 output pin* Rx[1 input pin	
	Note: * When I	P340DR = 1,	it become	s NN	/IOS open dra	in tra	y.		

Pin Selection Method and Pin Functions

P33/TxD1

Switches as follows according to combinations of bit TE of SCR1 and bit P33DDR.

TE	()	1
P33DDR	0	1	_
Pin function	P33 input pin	P33 output pin*	TxD1 output pin*

Note: * When P33ODR = 1, it becomes NMOS open drain output.

P32/SCK0/ IRQ4 Switches as follows according to combinations of bit C/\overline{A} of SMR0, bits CKE0 and CKE1 of SCR0, and bit P32DDR.

CKE1		0						
C/A		0	1	_				
CKE0	()	1	_	_			
P32DDR	0	1	_	_	_			
Pin function	P32 input pin	P32 output pin	SCK0 output pin*	SCK0 output pin*	SCK0 input pin			
		ĪRQ4 input						

Note: * When P32ODR = 1, it becomes NMOS open drain output.

P31/RxD0

Switches as follows according to combinations of bit RE of SCR0 and bit P31DDR.

RE		0	1
P31DDR	0	1	_
Pin function	P31 input pin	P31 output pin*	RxD0 input pin

Note: * When P31ODR = 1, it becomes NMOS open drain output.

P30/TxD0

Switches as follows according to combinations of bit TE of SCR0 and bit P30DDR.

TE	(0	1
P30DDR	0	1	
Pin function	P30 input pin	P30 output pin*	TxD0 output pin*

Note: * When P30ODR = 1, it becomes NMOS open drain output.

9.5 Port 4

9.5.1 Overview

Port 4 is an 8-bit input-only port. Port 4 pins also function as A/D converter analog input pins (AN0 to AN7). Port 4 pin functions are the same in all operating modes. Figure 9.4 shows the port 4 pin configuration.




Figure 9.4 Port 4 Pin Functions

9.5.2 Register Configuration

Table 9.8 shows the port 4 register configuration. Port 4 is an input-only port, and does not have a data direction register or data register.

Table 9.8 Port 4 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 4 register	PORT4	R	Undefined	H'FFB3

Note: * Lower 16 bits of the address.

Port 4 Register (PORT4): The pin states are always read when a port 4 read is performed.

Bit	:	7	6	5	4	3	2	1	0
		P47	P46	P45	P44	P43	P42	P41	P40
Initial va	lue :	_*	_*	_*	_*	_*	_*	_*	_*
R/W	:	R	R	R	R	R	R	R	R

Note: * Determined by state of pins P47 to P40.

9.5.3 Pin Functions

Port 4 pins also function as A/D converter analog input pins (AN0 to AN7).

9.6 Port 5

9.6.1 Overview

Port 5 is a 3-bit I/O port. The pin functions of port 5 are the same in all operating modes. Figures 9.5 (1) and 9.5 (2) show the pin functions for port 5.




Figure 9.5 (1) Port 5 Pin Functions (H8S/2646, H8S/2646R, H8S/2645)




Figure 9.5 (2) Port 5 Pin Functions (H8S/2648, H8S/2648R, H8S/2647)

9.6.2 Register Configuration

Table 9.9 shows the port 5 register configuration.

Table 9.9 Port 5 Register Configuration

Name	Abbreviation	R/W	Initial Value*2	Address*1
Port 5 data direction register	P5DDR	W	H'0	H'FE34
Port 5 data register	P5DR	R/W	H'0	H'FF04
Port 5 register	PORT5	R	H'0	H'FFB4

Notes: 1. Lower 16 bits of the address.

2. Value of bits 2 to 0.

Port 5 Data Direction Register (P5DDR)

Bit	: 7	6	5	4	3	2	1	0
	_	_	_	_	_	P52DDR	P51DDR	P50DDR
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	0	0	0
R/W	-	_	_	_	_	W	W	W

P5DDR is an 8-bit write-only register that specifies whether individual bits are input or output for each of each of the pins in port 5. It is not possible to read it. An undefined value is returned if an attempt is made to read it.

Setting one of the bits of P5DDR to 1 sets the corresponding pin in port 5 to output, and clearing the bit to 0 sets the corresponding pin to input.

P5DDR is initialized to H'0 (bits 2 to 0) if a reset occurs and in the hardware standby mode. The previous values are retained by P5DDR in the software standby mode. Since SCI is initialized in the H8S/2648, H8S/2648R, and H8S/2647, the pin states are determined by the by the P5DDR and P5DR settings.

Port 5 Data Register (P5DR)

Bit	:	7	6	5	4	3	2	1	0
		_	_	_	1	_	P52DR	P51DR	P50DR
Initial value	:	Undefined	Undefined	Undefined	Undefined	Undefined	0	0	0
R/W	:	_	_	_	_	_	R/W	R/W	R/W

P5DR is an 8-bit readable/writable register that stores output data for the port 5 pins (P52 to P50).

P5DR is initialized to H'00 if a reset occurs and in the hardware standby mode. The previous values are retained in the software standby mode.

Port 5 Register (PORT5)

Bit :	7	6	5	4	3	2	1	0	
	_	_	_	_	_	P52	P51	P50	
Initial value :	Undefined	Undefined	Undefined	Undefined	Undefined	*	*	*	
R/W :		_	_	_	_	R	R	R	

Note: * Determined by state of pins P52 to P50.

PORT5 is an 8-bit read-only register that reflects the states of the pins. It is not possible to write to it. Always write output data from the port 5 pins (P52 to P50) to P5DR.

If P5DDR is set to 1, the value of P5DR is returned when port 5 is read. If P5DDR is cleared to 0, the pin states are returned when port 5 is read.

P5DDR and P5DR are initialized if a reset occurs and in the hardware standby mode, so the content of PORT5 is determined by the pin states. The previous states are retained in the software standby mode.

9.6.3 Pin Functions

Tables 9.10 (1) and 9.10 (2) list the pin functions for port 5. In the H8S/2648, H8S/2648R, and H8S/2647, port 5 pins also function as SCI I/O pins (TxD2, RxD2, and SCK2).

Table 9.10 (1) Port 5 Pin Functions (H8S/2646, H8S/2646R, H8S/2645)

Pin	Selection Method and Pin Functions							
P52	Switches as follows according to the setting of the P52DDR bit.							
	P52DDR	0	1					
	Pin function	P52 input pin	P52 output pin					
P51	Switches as follows according to the setting of the P51DDR bit.							
	P51DDR	0	1					
	Pin function	P51 input pin	P51 output pin					
P50	Switches as follows	lows according to the setting of the	P50DDR bit.					
	P50DDR	0	1					
	Pin function	P50 input pin	P50 output pin					

Port 5 Pin Functions (H8S/2648, H8S/2648R, H8S/2647) **Table 9.10 (2)**

Selection Method and Pin Functions Pin

P52/SCK2

Switches as follows according to a combination of the C/A bit in SMR and bits CKE0 and CKE1 in SCR of SCI2, and the P52DDR bit.

CKE1		0						
C/A		0	1	_				
CK0	C)	1	_	_			
P52DDR	0 0		_	_	_			
Pin function	P52 input pin	P52 output pin	SCK2 output pin	SCK2 output pin	SCK2 input pin			

P51/RxD2

Switches as follows according to a combination of the RE bit in SCR of SCI2 and the P51DDR bit.

RE	()	1
P51DDR	0	1	_
Pin function	P51 input pin	P51 output pin	RxD2 input pin

P50/TxD2

Switches as follows according to a combination of the TE bit in SCR of SCI2 and the P50DDR bit.

TE	()	1
P50DDR	0	1	_
Pin function	P50 input pin	P50 output pin	P50 output pin

9.7 Port 9

9.7.1 Overview

Port 9 is an 8-bit input-only port. Port 9 pins also function as A/D converter analog input pins (AN8 to AN11). Port 9 pin functions are the same in all operating modes. Figure 9.6 shows the port 9 pin configuration.




Figure 9.6 Port 9 Pin Functions

9.7.2 Register Configuration

Table 9.11 shows the port 9 register configuration. Port 9 is an input-only port, and does not have a data direction register or data register.

Table 9.11 Port 9 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 9 register	PORT9	R	Undefined	H'FFB8

Note: * Lower 16 bits of the address.

Port 9 Register (PORT9): The pin states are always read when a port 9 read is performed.

Bit	:	7	6	5	4	3	2	1	0
		P97	P96	P95	P94	P93	P92	P91	P90
Initial value	э:	*	_*	_*	_*	_*	_*	_*	*
R/W	:	R	R	R	R	R	R	R	R

Note: * Determined by state of pins P97 to P90.

9.7.3 Pin Functions

Port 9 pins also function as A/D converter analog input pins (AN8 to AN11).

9.8 Port A

9.8.1 Overview

Port A is an 8-bit I/O port. Port A pins also function as address bus outputs and LCD driver output pins (H8S/2646, H8S/2646R, H8S/2645: SEG24 to SEG21 and COM4 to COM1, H8S/2648, H8S/2648R, H8S/2647: SEG40 to Seg37 and COM4 to COM1). The pin functions change according to the operating mode.

Port A has a built-in MOS input pull-up function that can be controlled by software.

Figure 9.7 shows the port A pin configuration.




Figure 9.7 Port A Pin Functions

9.8.2 Register Configuration

Table 9.12 shows the port A register configuration.

Table 9.12 Port A Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port A data direction register	PADDR	W	H'00	H'FE39
Port A data register	PADR	R/W	H'00	H'FF09
Port A register	PORTA	R	Undefined	H'FFB9
Port A MOS pull-up control register	PAPCR	R/W	H'00	H'FE40
Port A open-drain control register	PAODR	R/W	H'00	H'FE47

Note: *Lower 16 bits of the address.

Port A Data Direction Register (PADDR)

Bit	:	7	6	5	4	3	2	1	0
		PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR
Initial value	e :	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PADDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port A. PADDR cannot be read; if it is, an undefined value will be read.

PADDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode. The OPE bit in SBYCR is used to select whether the address output pins retain their output state or become high-impedance when a transition is made to software standby mode.

Modes 4 to 6

These function as segment pins if the values of bits SGS3 to SGS0 of LPCR, the LCD driver, are other than B'0000. If the value of bits SGS3 to SGS0 is B'0000, the port A pins function as address outputs as specified by the setting of bits AE3 to AE0 of PFCR, regardless of the values of bits PA7DDR to PA0DDR. Also, when the pins are not used as address outputs, setting a PADDR bit to 1 makes the corresponding port A pin an output port, and clearing a bit to 0 makes the corresponding pin an input port.

Mode 7

These function as segment pins if the values of bits SGS3 to SGS0 of LPCR, the LCD driver, are other than B'0000. If the value of bits SGS3 to SGS0 is B'0000, setting a PADDR bit to 1 makes the corresponding port A pin an output port, and clearing a bit to 0 makes the corresponding pin an input port.

Port A Data Register (PADR)

Bit	:	7	6	5	4	3	2	1	0
		PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR	PA0DR
Initial val	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PADR is an 8-bit readable/writable register that stores output data for the port A pins (PA7 to PA0).

PADR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

Port A Register (PORTA)

Bit	:	7	6	5	4	3	2	1	0
		PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Initial va	llue :	_*	_*	_*	_*	_*	_*	_*	_*
R/W	:	R	R	R	R	R	R	R	R

Note: * Determined by state of pins PA7 to PA0.

PORTA is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port A pins (PA7 to PA0) must always be performed on PADR.

Reading a pin being used as an LCD driver returns an undefined value.

If a port A read is performed while PADDR bits are set to 1, the PADR values are read. If a port A read is performed while PADDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTA contents are determined by the pin states, as PADDR and PADR are initialized. PORTA retains its prior state in software standby mode.

Port A MOS Pull-Up Control Register (PAPCR)

Bit	:	7	6	5	4	3	2	1	0
		PA7PCR	PA6PCR	PA5PCR	PA4PCR	PA3PCR	PA2PCR	PA1PCR	PA0PCR
Initial valu	ue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PAPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port A on an individual bit basis.

In modes 4 to 6, if a pin is in the input state in accordance with the settings in PFCR, in LPCR, and in DDR, setting the corresponding PAPCR bit to 1 turns on the MOS input pull-up for that pin.

In mode 7, if a pin is in the input state in accordance with the settings in LPCR and DDR, setting the corresponding PAPCR bit to 1 turns on the MOS input pull-up for that pin.

PAPCR is initialized by a reset or to H'00, and in hardware standby mode. It retains its prior state in software standby mode.

Port A Open Drain Control Register (PAODR)

Bit	:	7	6	5	4	3	2	1	0
		PA7ODR	PA6ODR	PA5ODR	PA4ODR	PA3ODR	PA2ODR	PA10DR	PA0ODR
Initial value	e :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PAODR is an 8-bit readable/writable register that controls whether PMOS is on or off for each port A pin (PA7 to PA0).

When pins are not address and LCD outputs in accordance with the setting of bits AE3 to AE0 in PFCR, setting a PAODR bit makes the corresponding port A pin an NMOS open-drain output, while clearing the bit to 0 makes the pin a CMOS output.

PAODR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

9.8.3 Pin Functions

Port A pins also function as address bus outputs and LCD driver output pins (SEG21 to SEG24 and COM1 to COM4). The pin functions differ between modes 4 to 6, and mode 7. Port A pin functions are shown in tables 9.13 and 9.14.

Table 9.13 PA7 to PA4 Pin Functions

Pin		Selection Metho	election Method and Pin Functions								
H8S/2646 H8S/2646R	PA7/A23/ SEG24 to		Switches as follows according to the combinations of bits SGS3 to SGS0 of LCD driver LPCR, bits AE3 to AE0 of PFCR, and bits PA7DDR to PA4DDR of PADDR.								
H8S/2645	PA4/A20/	Setting of			SEG output						
	SEG21	SGS3 to SGS0			H8S/2646,	H8S/2648,					
									H8S/2648R,		
					H8S/2645	H8S/2647					
H8S/2648 H8S/2648R	PA7/A23/ SEG40 to PA4/A20/ SEG37	, ,		Mo	odes 4 to	6	Mod	le 7	_	_	
H8S/2647			Setting of AE3 to AE0	Address output enabled		s output bled	_	_	_	_	
		PAnDDR	_ 0 1 0 1					_	_		
		Pin function	A23 to A20 output	PA7 to PA4 input	PA7 to PA4 output	PA7 to PA4 input	PA7 to PA4 output	SEG21	SEG40 to SEG37 output		

Table 9.14 PA3 to PA0 Pin Functions

Selection Method and Pin Functions

PA0/A16/COM1

Pin

PA3/A19/COM4 to Switches as follows according to the combinations of bits SGS3 to SGS0 of LCD driver LPCR, bits AE3 to AE0 of PFCR, and bits PA3DDR to PA0DDR of PADDR.

. , , , , , , , , , , , , , , , , , , ,									
Setting of SGS3 to SGS0		0000							
Operating mode	N	Modes 4 to	Mod	le 7	_				
Setting of AE3 to AE0	Address output enabled	Address disa	-	_	_				
PAnDDR	_	0	1	0	1	_			
Pin function	A19 to A16 output	PA3 to PA0 input	PA3 to PA0 output	PA3 to PA0 input	PA3 to PA0 output	COM1 to COM4 output			

n = 3 to 0

9.8.4 MOS Input Pull-Up Function

Port A has a built-in MOS input pull-up function that can be controlled by software. MOS input pull-up can be specified as on or off on an individual bit basis.

In modes 4 to 6, if a pin is in the input state in accordance with the settings in PFCR, in LPCR, and in DDR, setting the corresponding PAPCR bit to 1 turns on the MOS input pull-up for that pin.

In mode 7, if a pin is in the input state in accordance with the settings in the LPCR and in DDR, setting the corresponding PAPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained in software standby mode.

Table 9.15 summarizes the MOS input pull-up states.

Table 9.15 MOS Input Pull-Up States (Port A)

Pin States	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
Address output or SCI output	OFF	OFF	OFF	OFF
Other than above	<u> </u>		ON/OFF	ON/OFF

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PADDR = 0 and PAPCR = 1; otherwise off.

9.9 **Port B**

9.9.1 Overview

Port B is an 8-bit I/O port. Port B also functions as LCD driver output pins (H8S/2646, H8S/2646R, H8S/2645: SEG16 to SEG9, H8S/2648, H8S/2648R, H8S/2647: SEG32 to SEG9) and as address bus outputs. The pin functions are determined by the operating mode.

Port B has a built-in MOS input pull-up function that can be controlled by software.

Figure 9.8 shows the port B pin configuration.




Figure 9.8 Port B Pin Functions

9.9.2 **Register Configuration**

Table 9.16 shows the port B register configuration.

Table 9.16 Port B Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port B data direction register	PBDDR	W	H'00	H'FE3A
Port B data register	PBDR	R/W	H'00	H'FF0A
Port B register	PORTB	R	Undefined	H'FFBA
Port B MOS pull-up control register	PBPCR	R/W	H'00	H'FE41
Port B open-drain control register	PBODR	R/W	H'00	H'FE48

Note: * Lower 16 bits of the address.

Port B Data Direction Register (PBDDR)

Bit	:	7	6	5	4	3	2	1	0
		PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR
Initial val	ue:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PBDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port B. PBDDR cannot be read; if it is, an undefined value will be read.

PBDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode. The OPE bit in SBYCR is used to select whether the address output pins retain their output state or become high-impedance when a transition is made to software standby mode.

Port B Data Register (PBDR)

Bit	:	7	6	5	4	3	2	1	0
		PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PBDR is an 8-bit readable/writable register that stores output data for the port B pins (PB7 to PBO). PBDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

Port B Register (PORTB)

Bit	:	7	6	5	4	3	2	1	0
		PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Initial va	lue :	_*	_*	_*	_*	_*	_*	_*	*
R/W	:	R	R	R	R	R	R	R	R

Note: * Determined by state of pins PB7 to PB0.

PORTB is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port B pins (PB7 to PB0) must always be performed on PBDR.

If a port B read is performed while PBDDR bits are set to 1, the PBDR values are read. If a port B read is performed while PBDDR bits are cleared to 0, the pin states are read.

Reading a pin being used as an LCD driver returns an undefined value.

After a reset and in hardware standby mode, PORTB contents are determined by the pin states, as PBDDR and PBDR are initialized. PORTB retains its prior state in software standby mode.

Port B MOS Pull-Up Control Register (PBPCR)

Bit	:	7	6	5	4	3	2	1	0
		PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR	PB0PCR
Initial valu	ue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PBPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port B on an individual bit basis.

In modes 4 to 6, if a pin is in the input state in accordance with the settings in the LCD driver's LPCR and in DDR, setting the corresponding PBPCR bit to 1 turns on the MOS input pull-up for that pin.

In mode 7, if a pin is in the input state in accordance with the settings in the DDR, setting the corresponding PBPCR bit to 1 turns on the MOS input pull-up for that pin.

PBPCR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

Port B Open Drain Control Register (PBODR)

Bit	:	7	6	5	4	3	2	1	0
		PB7ODR	PB6ODR	PB5ODR	PB4ODR	PB3ODR	PB2ODR	PB10DR	PB0ODR
Initial value	Э:	0	0	0	0	0	0	0	0
R/W	:	R/W							

PBODR is an 8-bit readable/writable register that controls the PMOS on/off state for each port B pin (PB7 to PB0).

When pins are not address outputs in accordance with the setting of bits AE3 to AE0 in PFCR, setting a PBODR bit makes the corresponding port B pin an NMOS open-drain output, while clearing the bit to 0 makes the pin a CMOS output.

Do not set PBODR to 1 if the pins are being used for LCD driver output.

PBODR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

9.9.3 Pin Functions

Port B pins also function as LCD driver output pins (H8S/2646, H8S/2646R, H8S/2645: SEG16 to SEG9, H8S/2648, H8S/2648R, H8S/2647: SEG32 to SEG25) and address bus outputs. The pin functions differ between modes 4 to 6 and mode 7. Port B pin functions are shown in table 9.17.

Table 9.17 Port B Pin Functions

Setting of SGS3			Port			SEG (output
to SGS0				H8S/2646,	H8S/2648,		
					H8S/2646R,	H8S/2648R,	
						H8S/2645	H8S/2647
Operating mode	l. N	Modes 4 to 6	3	Mod	de 7	_	_
Setting of AE3	Address	Address	output	_	_	_	_
to AE0	output	disal	oled				
	enabled						
PBnDDR	_	0	1	0	1	_	_
Pin function	A15 to A8	PB7 to	PB7 to	PB7 to PB7 to		SEG16 to	SEG32 to
	output	PB0 input	PB0	PB0 input	PB0	SEG9	SEG25
			output		output	output	output

9.9.4 MOS Input Pull-Up Function

Port B has a built-in MOS input pull-up function that can be controlled by software. MOS input pull-up can be specified as on or off on an individual bit basis.

In modes 4 to 6, if a pin is in the input state in accordance with the settings of PFCR, the LCD driver LPCR, and DDR, setting PBPCR to 1 turns on MOS input pull-up.

In mode 7, if a pin is in the input state in accordance with the settings of the LCD driver LPCR and DDR, setting PBPCR to 1 turns on MOS input pull-up.

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained by a manual reset or in software standby mode.

Table 9.18 summarizes the MOS input pull-up states.

Table 9.18 MOS Input Pull-Up States (Port B)

Pin States	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
Address output or LCD output	OFF	OFF	OFF	OFF
Other than above			ON/OFF	ON/OFF

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PBDDR = 0 and PBPCR = 1; otherwise off.

9.10 Port C

9.10.1 Overview

Port C is an 8-bit I/O port. Port C also functions as LCD driver output pins (H8S/2646, H8S/2646R, H8S/2645: SEG8 to SEG1, H8S/2648R, H8S/2648R, H8S/2647: SEG24 to SEG17) and as address bus outputs. The pin functions are determined by the operating mode.

Port C has a built-in MOS input pull-up function that can be controlled by software.

Figure 9.9 shows the port C pin configuration.




Figure 9.9 Port C Pin Functions

9.10.2 Register Configuration

Table 9.19 shows the port C register configuration.

Table 9.19 Port C Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port C data direction register	PCDDR	W	H'00	H'FE3B
Port C data register	PCDR	R/W	H'00	H'FF0B
Port C register	PORTC	R	Undefined	H'FFBB
Port C MOS pull-up control register	PCPCR	R/W	H'00	H'FE42
Port C open-drain control register	PCODR	R/W	H'00	H'FE49

Note: * Lower 16 bits of the address.

Port C Data Direction Register (PCDDR)

Bit	:	7	6	5	4	3	2	1	0
		PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR
Initial valu	e :	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PCDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port C. PCDDR cannot be read; if it is, an undefined value will be read.

PCDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode. The OPE bit in SBYCR is used to select whether the address output pins retain their output state or become high-impedance when the mode is changed to software standby mode.

Port C Data Register (PCDR)

Bit	:	7	6	5	4	3	2	1	0
		PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PCDR is an 8-bit readable/writable register that stores output data for the port C pins (PC7 to PC0).

PCDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

Port C Register (PORTC)

Bit	:	7	6	5	4	3	2	1	0
		PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Initial val	ue :	*	_*	_*	_*	_*	_*	_*	_*
R/W	:	R	R	R	R	R	R	R	R

Note: * Determined by state of pins PC7 to PC0.

PORTC is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port C pins (PC7 to PC0) must always be performed on PCDR.

If a port C read is performed while PCDDR bits are set to 1, the PCDR values are read. If a port C read is performed while PCDDR bits are cleared to 0, the pin states are read.

Reading a pin being used as an LCD driver returns an undefined value.

After a reset and in hardware standby mode, PORTC contents are determined by the pin states, as PCDDR and PCDR are initialized. PORTC retains its prior state in software standby mode.

Port C MOS Pull-Up Control Register (PCPCR)

Bit	:	7	6	5	4	3	2	1	0
		PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR
Initial value	e :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PCPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port C on an individual bit basis.

In modes 6 and 7, if PCPCR is set to 1 when the port is in the input state in accordance with the settings of the LCD driver LPCR and PCDDR, the MOS input pull-up is set to ON.

PCPCR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state by a manual reset or in software standby mode.

Port C Open Drain Control Register (PCODR)

Bit	7	6	5	4	3	2	1	0
	PC7ODR	PC6ODR	PC5ODR	PC4ODR	PC3ODR	PC2ODR	PC10DR	PC0ODR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PCODR is an 8-bit readable/writable register and controls PMOS On/Off of each pin (PC7 to PC0) of port C.

If PCODR is set to 1 by setting AE3 to AE0 in PFCR in mode other than address output mode, port C pins function as NMOS open drain outputs and when the setting is cleared to 0, the pins function as CMOS outputs.

Do not set PCODR to 1 if the pins are being used for LCD driver output.

PCODR is initialized to H'00 in reset mode or hardware standby mode. PCODR retains the last state in software standby mode.

9.10.3 Pin Functions

Port C can function as LCD segment output pins (H8S/2646, H8S/2646R, H8S/2645: SEG8 to SEG1, H8S/2648, H8S/2648R, H8S/2647: SEG24 to SEG17) and as address bus outputs. The pin functions differ in modes 4 and 5, mode 6, and mode 7. The port C pin functions are listed in table 9.20.

Table 9.20 Port C Pin Functions

Setting of				SEG output			
SGS3 to				H8S/2646,	H8S/2648,		
SGS0						H8S/2646R,	H8S/2648R,
						H8S/2645	H8S/2647
Operating	Modes	Mod	de 6	Mod	de 7		_
mode	4 and 5						
PCnDDR	_	0	1	0	1	_	_
Pin function	A7 to A0	PC7 to	A7 to A0	PC7 to	PC7 to	SEG8 to	SEG24 to
	output	PC0 input	output	PC0 input	PC0 output	SEG1	SEG17
						output	output

Note: Modes 4 and 5 are extended modes in which the internal ROM is disabled. Address output is disabled when port C is set to segment output, so it is not possible to interface with external ROM. Therefore port C must not be set to segment output in mode 4 or mode 5.

9.10.4 MOS Input Pull-Up Function

Port C has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in modes 6 and 7, and can be specified as on or off on an individual bit basis.

In modes 6 and 7, when PCPCR is set to 1 in the input state by setting of the LCD driver LPCR and PCDDR, the MOS input pull-up is set to ON.

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained by a manual reset or in software standby mode.

Table 9.21 summarizes the MOS input pull-up states.

Table 9.21 MOS Input Pull-Up States (Port C)

Pin States	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
Address output	OFF	OFF	OFF	OFF
Other than above	_		ON/OFF	ON/OFF

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PCDDR = 0 and PCPCR = 1: otherwise off.

9.11 Port D

9.11.1 Overview

Port D is an 8-bit I/O port. Port D has a data bus I/O function, and the pin functions change according to the operating mode. In the H8S/2648, H8S/2648R, H8S/2647, port D pins also function as LCD driver output pins (SEG16 to SEG9).

Port D has a built-in MOS input pull-up function that can be controlled by software.

Figure 9.10 shows the port D pin configuration.




Figure 9.10 Port D Pin Functions

9.11.2 Register Configuration

Table 9.22 shows the port D register configuration.

Table 9.22 Port D Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port D data direction register	PDDDR	W	H'00	H'FE3C
Port D data register	PDDR	R/W	H'00	H'FF0C
Port D register	PORTD	R	Undefined	H'FFBC
Port D MOS pull-up control register	PDPCR	R/W	H'00	H'FE43

Note: * Lower 16 bits of the address.

Port D Data Direction Register (PDDDR)

Bit	:	7	6	5	4	3	2	1	0
		PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR
Initial valu	ue :	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PDDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port D. PDDDR cannot be read; if it is, an undefined value will be read.

PDDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

Port D Data Register (PDDR)

Bit	:	7	6	5	4	3	2	1	0
		PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR
Initial valu	e :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PDDR is an 8-bit readable/writable register that stores output data for the port D pins (PD7 to PD0).

PDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

Port D Register (PORTD)

Bit	:	7	6	5	4	3	2	1	0	
		PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	
Initial va	lue :	*	*	*	*	*	*	*	*	
R/W	:	R	R	R	R	R	R	R	R	

Note: * Determined by state of pins PD7 to PD0.

PORTD is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port D pins (PD7 to PD0) must always be performed on PDDR.

If a port D read is performed while PDDDR bits are set to 1, the PDDR values are read. If a port D read is performed while PDDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTD contents are determined by the pin states, as PDDDR and PDDR are initialized. PORTD retains its prior state in software standby mode.

Port D MOS Pull-Up Control Register (PDPCR)

Bit	:	7	6	5	4	3	2	1	0
		PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR
Initial val	ue:	0	0	0	0	0	0	0	0
R/W	:	R/W							

PDPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port D on an individual bit basis.

In mode 7, if a pin is in the input state in accordance with the settings in PDDDR and LPCR, setting the corresponding PDPCR bit to 1 turns on the MOS input pull-up for that pin.

PDPCR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

9.11.3 Pin Functions

In modes 4 to 6, each pin on port D automatically becomes one of the data bus I/O pins (D15 to D8). In mode 7, each pin on port D functions as an I/O port and can be specified to function as an input or output bit by bit.

The function of pins on port D are as listed in tables 9.23 (1) and 9.23 (2).

Table 9.23 (1) Port D Pin Functions (H8S/2646, H8S/2646R, H8S/2645)

Pins Method of Selection and Pin Function

PD7/D15, PD6/D14, PD5/D13, PD4/D12,

PD3/D11, PD2/D10, PD1/D9, PD0/D8

Pin functions are changed by a combination of the operating mode and the PDDDR.

Operating mode	Modes 4 to 6	Mode 7			
PDnDDR		0	1		
Pin function	Data bus I/O (D15 to D8)	PDn input	PDn output		

n = 7 to 0

Table 9.23 (2) Port D Pin Functions (H8S/2648, H8S/2648R, H8S/2647)

Pins Method of Selection and Pin Function

PD7/D15/SEG9 to PD0/D8/SEG16

Setting of SGS3 to SGS0		SEG output					
Operating mode	Modes 4 to 6	Мо	Mode 7				
PDDDR	_	0	1	_			
Pin function	D15 to D8 I/O	15 to D8 I/O PD7 to PD0 PD7 to PD0 input Output					

Modes 4 and 5 are expanded modes with on-chip ROM disabled. Note:

> If segment output is selected, data input/output and interfacing to external ROM are no longer possible. Therefore segment output settings should not be made in these modes.

9.11.4 MOS Input Pull-Up Function

Port D has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in mode 7, and can be specified as on or off on an individual bit basis.

In mode 7, if a pin is in the input state in accordance with the settings in PDDDR and LPCR, setting the corresponding PDPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained in software standby mode.

Table 9.24 summarizes the MOS input pull-up states.

Table 9.24 MOS Input Pull-Up States (Port D)

Modes	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
4 to 6	OFF	OFF	OFF	OFF
7			ON/OFF	ON/OFF

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PDDDR = 0, PDPCR = 1, and the pin is not used as a segment driver;

otherwise off.

9.12 Port E

9.12.1 Overview

Port E is an 8-bit I/O port. Port E has a data bus I/O function, and the pin functions change according to the operating mode and whether 8-bit or 16-bit bus mode is selected. In the H8S/2648, H8S/2648R, and H8S/2647, port E pins also function as LCD driver output pins (SEG8 to SEG1).

Port E has a built-in MOS input pull-up function that can be controlled by software.

Figure 9.11 shows the port E pin configuration.




Figure 9.11 Port E Pin Functions

9.12.2 Register Configuration

Table 9.25 shows the port E register configuration.

Table 9.25 Port E Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port E data direction register	PEDDR	W	H'00	H'FE3D
Port E data register	PEDR	R/W	H'00	H'FF0D
Port E register	PORTE	R	Undefined	H'FFBD
Port E MOS pull-up control register	PEPCR	R/W	H'00	H'FE44

Note: *Lower 16 bits of the address.

Port E Data Direction Register (PEDDR)

Bit	:	7	6	5	4	3	2	1	0
		PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR
Initial val	ue :	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PEDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port E. PEDDR cannot be read; if it is, an undefined value will be read.

PEDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state by a manual reset or in software standby mode.

Port E Data Register (PEDR)

Bit	:	7	6	5	4	3	2	1	0
		PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PEDR is an 8-bit readable/writable register that stores output data for the port E pins (PE7 to PE0).

PEDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

Port E Register (PORTE)

Bit	:	7	6	5	4	3	2	1	0
		PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Initial va	lue :	_*	_*	_*	_*	_*	_*	_*	*
R/W	:	R	R	R	R	R	R	R	R

Note: * Determined by state of pins PE7 to PE0.

PORTE is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port E pins (PE7 to PE0) must always be performed on PEDR.

If a port E read is performed while PEDDR bits are set to 1, the PEDR values are read. If a port E read is performed while PEDDR bits are cleared to 0, the pin states are read.

Pins used as LCD driver pins will return an undefined value if read.

After a reset and in hardware standby mode, PORTE contents are determined by the pin states, as PEDDR and PEDR are initialized. PORTE retains its prior state in software standby mode.

Port E MOS Pull-Up Control Register (PEPCR)

Bit	:	7	6	5	4	3	2	1	0
		PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR
Initial valu	e :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PEPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port E on an individual bit basis.

In modes 4 to 6 with 8-bit-bus mode selected, or in mode 7, if a pin is in the input state in accordance with the settings in LPCR and PEDDR, setting the corresponding PEPCR bit to 1 turns on the MOS input pull-up for that pin.

PEPCR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

9.12.3 Pin Functions

The port E pin functions are listed in tables 9.26 (1) and 9.26 (2).

Table 9.26 (1) Port E Pin Functions (H8S/2646, H8S/2646R, H8S/2645)

Operating mode	Modes 4 to 6			Mode 7	
Bus width setting	16-bit mode	8-bit mode		_	
PEDDR	_	0	1	0	1
Pin function	D7 to D0 I/O	PE7 to PE0 input	PE7 to PE0 output	PE7 to PE0 input	PE7 to PE0 output

Table 9.26 (2) Port E Pin Functions (H8S/2648, H8S/2648R, H8S/2647)

Setting of SEG3 to SEG0	Port				SEG output	
Operating mode	1	Modes 4 to 6		Mode 7		_
Bus width setting	16-bit mode	8-bit mode		_		_
PEDDR	_	0	1	0	1	_
Pin function	D7 to D0 I/O	PE7 to PE0 input	PE7 to PE0 output	PE7 to PE0 input	PE7 to PE0 output	SEG1 to SEG8 output

9.12.4 MOS Input Pull-Up Function

Port E has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in modes 4 to 6 when 8-bit bus mode is selected, or in mode 7, and can be specified as on or off on an individual bit basis.

In modes 4 to 6 with 8-bit-bus mode selected, or in mode 7, if a pin is in the input state in accordance with the settings in LPCR and PEDDR, setting the corresponding PEPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained in software standby mode.

Table 9.27 summarizes the MOS input pull-up states.

Table 9.27 MOS Input Pull-Up States (Port E)

Modes		Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
7		OFF	OFF	ON/OFF	ON/OFF
4 to 6	8-bit bus				
	16-bit bus	_		OFF	OFF

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PEDDR = 0, PEPCR = 1, and the pin is not used as a segment driver;

otherwise off.

9.13 Port F

9.13.1 Overview

Port F is a 7-bit I/O port. Port F also functions as LCD driver output pins (SEG20 to SEG17), external interrupt input pins ($\overline{IRQ2}$, $\overline{IRQ3}$), the A/D trigger input pin (\overline{ADTRG}), bus control signal I/O pins (\overline{AS} , \overline{RD} , \overline{HWR} , \overline{LWR} , \overline{WAIT}), and as the system clock output pin (ϕ).

Figure 9.12 shows the port F pin configuration.




Figure 9.12 Port F Pin Functions

Register Configuration 9.13.2

Table 9.28 shows the port F register configuration.

Table 9.28 Port F Registers

Name	Abbreviation	R/W	Initial Value	Address*1
Port F data direction register	PFDDR	W	H'80/H'00*2	H'FE3E
Port F data register	PFDR	R/W	H'00	H'FF0E
Port F register	PORTF	R	Undefined	H'FFBE

Notes: 1. Lower 16 bits of the address.

2. Initial value depends on the mode.

Port F Data Direction Register (PFDDR)

Bit	:	7	6	5	4	3	2	1	0
		PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR		PF0DDR
Modes 4 to 6		`							
Initial value	:	1	0	0	0	0	0	undefined	0
R/W	:	W	W	W	W	W	W	_	W
Mode 7									
Initial value	:	0	0	0	0	0	0	undefined	0
R/W	:	W	W	W	W	W	W	_	W

PFDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port F. PFDDR cannot be read; if it is, an undefined value will be read.

PFDDR is initialized by a reset, and in hardware standby mode, to H'80 in modes 4 to 6, and to H'00 in mode 7. It retains its prior state in software standby mode. The OPE bit in SBYCR is used to select whether the bus control output pins retain their output state or become high-impedance when a transition is made to software standby mode.

PFDDR bit 1 is reserved.

Port F Data Register (PFDR)

Bit	:	7	6	5	4	3	2	1	0
		_	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	_	PF0DR
Initial va	lue :	0	0	0	0	0	0	undefined	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	_	R/W

PFDR is an 8-bit readable/writable register that stores output data for the port F pins (PF6 to PF2, PF0).

PFDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

Bits 7 and 1 in PFDR are reserved, and only 0 may be written to it.

Port F Register (PORTF)

Bit	:	7	6	5	4	3	2	1	0
		PF7	PF6	PF5	PF4	PF3	PF2	_	PF0
Initial valu	e:	*	*	*	*	*	*	undefined	*
R/W	:	R	R	R	R	R	R	_	R

Note: * Determined by state of pins PF7 to PF2, PF0.

PORTF is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port F pins (PF7 to PF2, PF0) must always be performed on PFDR.

If a port F read is performed while PFDDR bits are set to 1, the PFDR values are read. If a port F read is performed while PFDDR bits are cleared to 0, the pin states are read.

Pins used as LCD driver pins will return an undefined value if read.

After a reset and in hardware standby mode, PORTF contents are determined by the pin states, as PFDDR and PFDR are initialized. PORTF retains its prior state in software standby mode.

PORTF bit 1 is reserved.

9.13.3 **Pin Functions**

Port F pins also function as LCD driver output pins (SEG20 to SEG17), external interrupt input pins (IRQ2, IRQ3), the A/D trigger input pin (ADTRG), bus control signal I/O pins (AS, RD, \overline{HWR} , \overline{LWR} , \overline{WAIT}), and the system clock output pin (ϕ). Their functions differ in modes 4 to 6 and in mode 7. Table 9.29 lists the pin functions for port F.

Table 9.29 Port F Pin Functions

Pin	Selection Method and Pin Functions									
PF7/φ	Switches as follows according to bit PF7DDR.									
	PF7DDF	}		0		1				
	Pin func	tion	PF	7 input		φ outpu	t			
PF6/AS/SEG20 (H8S/2646, H8S/2646R,	Switches as follows according to the operating mode and the setting of SGS3 to SGS0 and bit PF6DDR. Operating Mode									
H8S/2645)					050					
PF6/AS/SEG36	Setting of SGS3 to SGS0		SEG output	Port	SEG output	P	ort			
(H8S/2648, H8S/2648R,	PF6DDF	}	_	_	_	0	1			
H8S/2647)	Pin function	H8S/2646, H8S/2646R, H8S/2645	SEG20 output	AS output	SEG20 output	PF6 input	PF6 output			
		H8S/2648, H8S/2648R, H8S/2647	SEG36 output		SEG36 output					

Pin

Selection Method and Pin Functions

PF5/RD/SEG19 (H8S/2646, H8S/2646R, H8S/2645)

PF5/RD/SEG35 (H8S/2648, H8S/2648R, H8S/2647) Switches as follows according to the operating mode and the setting of SGS3 to SGS0 and bit PF5DDR.

Operatin	ıg Mode	Modes	4 to 6	Mode 7			
Setting of SGS0	of SGS3 to	SEG output	Port	SEG output	Port		
PF5DDR		_	_	_	0	1	
Pin function	H8S/2646, H8S/2646R, H8S/2645	SEG19 output	RD output	SEG19 output	PF5 input	PF5 output	
H8S/2648, H8S/2648R, H8S/2647		SEG35 output		SEG35 output			

PF4/HWR/SEC (H8S/2646, H8S/2646R, H8S/2645)

PF4/HWR/SEG34 (H8S/2648, H8S/2648R, H8S/2647)

PF4/HWR/SEG18 Switches as follows according to the operating mode and the setting of SGS3 (H8S/2646, to SGS0 and bit PF4DDR.

	Operatin	g Mode	Modes	4 to 6	Mode 7			
	Setting of SGS0	of SGS3 to	SEG output	Port	SEG output	Port		
	PF4DDF	}	_	_	_	0	1	
	Pin H8S/2646, H8S/2646R, H8S/2645 H8S/2648, H8S/2648R, H8S/2647		SEG18 output	HWR output	SEG18 output	PF4 input	PF4 output	
			SEG34 output		SEG34 output			

Pin

Selection Method and Pin Functions

PF3/LWR/ ADTRG/IRQ3

Switches as follows according to the operating mode and the setting of bits TRGS1, TRGS0, and PF3DDR.

Operating Mode	I	Modes 4 to 6	Mode 7					
Bus mode	16-bit bus mode	8-bit bu	ıs mode	_				
PF3DDR	_	0	1	0	1			
Pin function	LWR output	PF3 input	PF3 output	PF3 input	PF3 output			
		ADTRG input*1						
			ĪRQ3 i	nput*2				

- Notes: 1. \overline{ADTRG} input when TRGS0 = TRGS1 = 1.
 - 2. When used as an external interrupt input pin, do not use it as an I/O pin for other functions.

(H8S/2646, H8S/2646R, H8S/2645) PF2/WAIT/SEG33 (H8S/2648, H8S/2648R.

H8S/2647)

PF2/WAIT/SEG17 Switches as follows according to the operating mode, and the setting of bits SGS3 to SGS0, the WAITE bit, and bit PE2DDR.

	aco to caco, the Witt Est, and St. 172551.									
Operatir	ng Mode		Modes	4 to 6	Mode 7					
Setting of SGS0	of SGS3 to	SEG output	Port			SEG output	Port			
WAITE		_	()	1	1	_			
PF2DDF	₹	_	0	1	_	_	0	1		
Pin	H8S/2646,	SEG17	PF2	PF2	WAIT	SEG17	PF2	PF2		
function	H8S/2646R, H8S/2645	output	input	output	input	output	input	output		
H8S/2648, H8S/2648R,		SEG33 output				SEG33 output				
	H8S/2647									

PF0/IRQ2

Switches as follows according to the PF0DDR bit.

	•							
PF0DDR	0	1						
Pin function	PF0 input	PF0 output						
	IRQ2 input							

9.14 Port H

9.14.1 Overview

Port H is an 8-bit I/O port. Port H pins also function as motor control PWM timer output pins (PWM1A to PWM1H).

Figure 9.13 shows the port H pin configuration.




Figure 9.13 Port H Pin Functions

9.14.2 Register Configuration

Table 9.30 shows the port H register configuration.

Table 9.30 Port H Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port H data direction register	PHDDR	W	H'00	H'FC20
Port H data register	PHDR	R/W	H'00	H'FC24
Port H register	PORTH	R	Undefined	H'FC28

Note: * Lower 16 bits of the address.

Port H Data Direction Register (PHDDR)

Bit	:	7	6	5	4	3	2	1	0
		PH7DDR	PH6DDR	PH5DDR	PH4DDR	PH3DDR	PH2DDR	PH1DDR	PH0DDR
Initial val	ue :	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PHDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port H. PHDDR cannot be read. If it is, an undefined value will be read.

PHDDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

Port H Data Register (PHDR)

Bit	:	7	6	5	4	3	2	1	0
		PH7DR	PH6DR	PH5DR	PH4DR	PH3DR	PH2DR	PH1DR	PH0DR
Initial valu	e :	0	0	0	0	0	0	0	0
R/W	:	R/W							

PHDR is an 8-bit readable/writeable register that stores output data for the port H pins (PH7 to PH0).

PHDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

Port H Register (PORTH)

Bit	:	7	6	5	4	3	2	1	0
		PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
Initial va	lue :	*	_*	*	*	_*	_*	*	_*
R/W	:	R	R	R	R	R	R	R	R

Note: * Determined by the state of PH7 to PH0

PORTH is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port H pins (PH7 to PH0) must always be performed on PHDR.

If a port H read is performed while PHDDR bits are set to 1, the PHDR values are read. If a port H read is performed while PHDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTH contents are determined by the pin states, as PHDDR and PHDR are initialized. PORTH retains its prior state in software standby mode.

9.14.3 Pin Functions

As shown in table 9.31, the port H pin functions can be switched, bit by bit, by changing the values of OE1A to OE1H of motor control PWM timer PWOCR1 and PHDDR.

Table 9.31 Port H Pin Functions

OE1A to OE1H	1	0	
PHDDR	_	0	1
Pin function	Motor control PWM timer output	PH7 to PH0 input	PH7 to PH0 output

9.15 Port J

9.15.1 Overview

Port J is an 8-bit I/O port. Port J pins also function as motor control PWM timer output pins (PWM2A to PWM2H).

Figure 9.14 shows the port J pin configuration.




Figure 9.14 Port J Pin Functions

9.15.2 Register Configuration

Table 9.32 shows the port J register configuration.

Table 9.32 Port J Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port J data direction register	PJDDR	W	H'00	H'FC21
Port J data register	PJDR	R/W	H'00	H'FC25
Port J register	PORTJ	R	Undefined	H'FC29

Note: * Lower 16 bits of the address

Port J Data Direction Register (PJDDR)

Bit	:	7	6	5	4	3	2	1	0
		PJ7DDR	PJ6DDR	PJ5DDR	PJ4DDR	PJ3DDR	PJ2DDR	PJ1DDR	PJ0DDR
Initial valu	ue :	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PJDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port J. PJDDR cannot be read. If it is, an undefined value will be read.

PJDDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

Port J Data Register (PJDR)

Bit	:	7	6	5	4	3	2	1	0
		PJ7DR	PJ6DR	PJ5DR	PJ4DR	PJ3DR	PJ2DR	PJ1DR	PJ0DR
Initial val	ue:	0	0	0	0	0	0	0	0
R/W	:	R/W							

PJDR is an 8-bit readable/writeable register that stores output data for the port J pins (PJ7 to PJ0).

PJDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in software standby mode.

Port J Register (PORTJ)

Bit	:	7	6	5	4	3	2	1	0
		PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
Initial va	lue :	_*	_*	_*	_*	_*	_*	_*	_*
R/W	:	R	R	R	R	R	R	R	R

Note: * Determined by the state of PJ7 to PJ0.

PORTJ is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port J pins (PJ7 to PJ0) must always be performed on PJDR.

If a port J read is performed while PJDDR bits are set to 1, the PJDR values are read. If a port J read is performed while PJDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTJ contents are determined by the pin states, as PJDDR and PJDR are initialized. PORTJ retains its prior state in software standby mode.

9.15.3 Pin Functions

As shown in table 9.33, the port J pin functions can be switched, bit by bit, by changing the values of OE2A to OE2H of motor control PWM timer PWOCR2 and PJDDR.

Table 9.33 Port J Pin Functions

OE2A to OE2H	1	0	
PJDDR	_	0	1
Pin function	Motor control PWM timer output	PJ7 to PJ0 input	PJ7 to PJ0 output

9.16 Port K

9.16.1 Overview

Port K is a 2-bit I/O port.

Figure 9.15 shows the pin functions for port K.




Figure 9.15 Port K Pin Functions

9.16.2 **Register Configuration**

Table 9.34 shows the port A register configuration.

Table 9.34 Port K Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port K data direction register	PKDDR	W	H'0	H'FC22
Port K data register	PKDR	R/W	H'0	H'FC26
Port K register	PORTK	R	Undefined	H'FC2A

Note: * Lower 16 bits of the address.

Port K Data Direction Register (PKDDR)

Bit	:	7	6	5	4	3	2	1	0
		PK7DDR	PK6DDR	_	_	_	_	_	_
Initial valu	ie:	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
R/W	:	W	W	_	_	_	_	_	_

PKDDR is an 8-bit write-only register that specifies whether individual bits are input or output for each of the pins in port K. It is not possible to read it. An undefined value is returned if an attempt is made to read it.

PKDDR is initialized to H'00 if a reset occurs and in the hardware standby mode. The previous values are retained by PKDDR in the software standby mode.

Port K Data Register (PKDR)

Bit	:	7	6	5	4	3	2	1	0
		PK7DR	PK6DR	_	_	_	_	_	_
Initial valu	ie:	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
R/W	:	R/W	R/W	_	_	_	_	_	_

PKDR is an 8-bit readable/writable register that stores output data for the port K pins (PK7, PK6).

PKDR is initialized to H'00 if a reset occurs and in the hardware standby mode. The previous values are retained in the software standby mode.

Port K Register (PORTK)

Bit	:	7	6	5	4	3	2	1	0
		PK7	PK6	_	_	_	_	_	_
Initial va	ılue :	_*	*	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
R/W	:	R	R	_	_	_	_	_	_

Note: * Determined by state of pins PF7 to PF6.

PORTK is an 8-bit read-only register that reflects the states of the pins. It is not possible to write to it. Always write output data from the port K pins (PK7, PK6) to PKDR.

If PKDDR is set to 1, the value of PKDR is returned when port K is read. If PKDDR is cleared to 0, the pin states are returned when port K is read.

PKDDR and PKDR are initialized if a reset occurs and in the hardware standby mode, so the content of PORTK is determined by the pin states. The previous states are retained in the software standby mode.

9.16.3 Pin Functions

The function of the port K pins changes with the operating mode, in accordance with the value of PKDDR, as shown in table 9.35.

Table 9.35 Port K Pin Functions

PKDDR	0	1	
Pin function	PK7, PK6 input	PK7, PK6 output	

Section 10 16-Bit Timer Pulse Unit (TPU)

10.1 Overview

The H8S/2646 Group has an on-chip 16-bit timer pulse unit (TPU) that comprises six 16-bit timer channels.

10.1.1 Features

- Maximum 16-pulse input/output
 - A total of 16 timer general registers (TGRs) are provided (four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5), each of which can be set independently as an output compare/input capture register
 - TGRC and TGRD for channels 0 and 3 can also be used as buffer registers
- Selection of 8 counter input clocks for each channel
- The following operations can be set for each channel:
 - Waveform output at compare match: Selection of 0, 1, or toggle output
 - Input capture function: Selection of rising edge, falling edge, or both edge detection
 - Counter clear operation: Counter clearing possible by compare match or input capture
 - Synchronous operation:
 - Multiple timer counters (TCNT) can be written to simultaneously,
 - Simultaneous clearing by compare match and input capture possible,
 - Register simultaneous input/output possible by counter synchronous operation
 - PWM mode:
 - Any PWM output duty can be set,
 - Maximum of 15-phase PWM output possible by combination with synchronous operation
- Buffer operation settable for channels 0 and 3
 - Input capture register double-buffering possible
 - Automatic rewriting of output compare register possible
- Phase counting mode settable independently for each of channels 1, 2, 4, and 5
 - Two-phase encoder pulse up/down-count possible
- Cascaded operation
 - Channel 2 (channel 5) input clock operates as 32-bit counter by setting channel 1 (channel 4) overflow/underflow
- Fast access via internal 16-bit bus
 - Fast access is possible via a 16-bit bus interface

- 26 interrupt sources
 - For channels 0 and 3, four compare match/input capture dual-function interrupts and one overflow interrupt can be requested independently
 - For channels 1, 2, 4, and 5, two compare match/input capture dual-function interrupts, one overflow interrupt, and one underflow interrupt can be requested independently
- Automatic transfer of register data
 - Block transfer, 1-word data transfer, and 1-byte data transfer possible by data transfer controller (DTC)
- Programmable pulse generator (PPG) output trigger can be generated
 - Channel 0 to 3 compare match/input capture signals can be used as PPG output trigger
- A/D converter conversion start trigger can be generated
 - Channel 0 to 5 compare match A/input capture A signals can be used as A/D converter conversion start trigger
- Module stop mode can be set
 - As the initial setting, TPU operation is halted. Register access is enabled by exiting module stop mode.

Table 10.1 lists the functions of the TPU.

Table 10.1 TPU Functions

Item		Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5
Count clock		φ/1 φ/4 φ/16 φ/64 TCLKA TCLKB TCLKC TCLKD	φ/1 φ/4 φ/16 φ/64 φ/256 TCLKA TCLKB	φ/1 φ/4 φ/16 φ/64 φ/1024 TCLKA TCLKB TCLKC	φ/1 φ/4 φ/16 φ/64 φ/256 φ/1024 φ/4096 TCLKA	φ/1 φ/4 φ/16 φ/64 φ/1024 TCLKA TCLKC	φ/1 φ/4 φ/16 φ/64 φ/256 TCLKA TCLKC TCLKD
General re	egisters	TGR0A TGR0B	TGR1A TGR1B	TGR2A TGR2B	TGR3A TGR3B	TGR4A TGR4B	TGR5A TGR5B
General re buffer regi		TGR0C TGR0D	_	_	TGR3C TGR3D	_	_
I/O pins		TIOCA0 TIOCB0 TIOCC0 TIOCD0	TIOCA1 TIOCB1	TIOCA2 TIOCB2	TIOCA3 TIOCB3 TIOCC3 TIOCD3	TIOCA4 TIOCB4	TIOCA5 TIOCB5
Counter of function	lear	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare	0 output	0	0	0	0	0	0
match output	1 output	0	0	0	0	0	0
output	Toggle output	0	0	0	0	0	0
Input capt function	ure	0	0	0	0	0	0
Synchronous operation		0	0	0	0	0	0
PWM mod	le	0	0	0	0	0	0
Phase cou	unting	_	0	0	_	0	0
Buffer operation		0	_	_	0	_	_

Item	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5
DTC activation	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
A/D converter trigger	TGR0A compare match or input capture	TGR1A compare match or input capture	TGR2A compare match or input capture	TGR3A compare match or input capture	TGR4A compare match or input capture	TGR5A compare match or input capture
PPG trigger	TGR0A/ TGR0B compare match or input capture	TGR1A/ TGR1B compare match or input capture	TGR2A/ TGR2B compare match or input capture	TGR3A/ TGR3B compare match or input capture	_	_
Interrupt sources	5 sources Compare match or input capture 0A Compare match or input capture 0B Compare match or input capture 0C Compare match or input capture 0C Compare match or input capture 0D Overflow	4 sources Compare match or input capture 1A Compare match or input capture 1B Overflow Underflow	4 sources Compare match or input capture 2A Compare match or input capture 2B Overflow Underflow	5 sources Compare match or input capture 3A Compare match or input capture 3B Compare match or input capture 3C Compare match or input capture 3C Compare match or input capture 3C Owerflow	4 sources Compare match or input capture 4A Compare match or input capture 4B Overflow Underflow	4 sources Compare match or input capture 5A Compare match or input capture 5B Overflow Underflow

Legend:

○ : Possible -: Not possible

10.1.2 **Block Diagram**

Figure 10.1 shows a block diagram of the TPU.




Figure 10.1 Block Diagram of TPU

10.1.3 Pin Configuration

Table 10.2 summarizes the TPU pins.

Table 10.2 TPU Pins

Channel	Name	Symbol	I/O	Function
All	Clock input A	TCLKA	Input	External clock A input pin (Channel 1 and 5 phase counting mode A phase input)
	Clock input B	TCLKB	Input	External clock B input pin (Channel 1 and 5 phase counting mode B phase input)
	Clock input C	TCLKC	Input	External clock C input pin (Channel 2 and 4 phase counting mode A phase input)
	Clock input D	TCLKD	Input	External clock D input pin (Channel 2 and 4 phase counting mode B phase input)
0	Input capture/out compare match A0	TIOCA0	I/O	TGR0A input capture input/output compare output/PWM output pin
	Input capture/out compare match B0	TIOCB0	I/O	TGR0B input capture input/output compare output/PWM output pin
	Input capture/out compare match C0	TIOCC0	I/O	TGR0C input capture input/output compare output/PWM output pin
	Input capture/out compare match D0	TIOCD0	I/O	TGR0D input capture input/output compare output/PWM output pin
1	Input capture/out compare match A1	TIOCA1	I/O	TGR1A input capture input/output compare output/PWM output pin
	Input capture/out compare match B1	TIOCB1	I/O	TGR1B input capture input/output compare output/PWM output pin
2	Input capture/out compare match A2	TIOCA2	I/O	TGR2A input capture input/output compare output/PWM output pin
	Input capture/out compare match B2	TIOCB2	I/O	TGR2B input capture input/output compare output/PWM output pin

Channel	Name	Symbol	I/O	Function
3	Input capture/out compare match A3	TIOCA3	I/O	TGR3A input capture input/output compare output/PWM output pin
	Input capture/out compare match B3	TIOCB3	I/O	TGR3B input capture input/output compare output/PWM output pin
	Input capture/out compare match C3	TIOCC3	I/O	TGR3C input capture input/output compare output/PWM output pin
	Input capture/out compare match D3	TIOCD3	I/O	TGR3D input capture input/output compare output/PWM output pin
4	Input capture/out compare match A4	TIOCA4	I/O	TGR4A input capture input/output compare output/PWM output pin
	Input capture/out compare match B4	TIOCB4	I/O	TGR4B input capture input/output compare output/PWM output pin
5	Input capture/out compare match A5	TIOCA5	I/O	TGR5A input capture input/output compare output/PWM output pin
	Input capture/out compare match B5	TIOCB5	I/O	TGR5B input capture input/output compare output/PWM output pin

10.1.4 Register Configuration

Table 10.3 summarizes the TPU registers.

Table 10.3 TPU Registers

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
0	Timer control register 0	TCR0	R/W	H'00	H'FF10
	Timer mode register 0	TMDR0	R/W	H'C0	H'FF11
	Timer I/O control register 0H	TIOR0H	R/W	H'00	H'FF12
	Timer I/O control register 0L	TIOR0L	R/W	H'00	H'FF13
	Timer interrupt enable register 0	TIER0	R/W	H'40	H'FF14
	Timer status register 0	TSR0	R/(W)*2	H'C0	H'FF15
	Timer counter 0	TCNT0	R/W	H'0000	H'FF16
	Timer general register 0A	TGR0A	R/W	H'FFFF	H'FF18
	Timer general register 0B	TGR0B	R/W	H'FFFF	H'FF1A
	Timer general register 0C	TGR0C	R/W	H'FFFF	H'FF1C
	Timer general register 0D	TGR0D	R/W	H'FFFF	H'FF1E
1	Timer control register 1	TCR1	R/W	H'00	H'FF20
	Timer mode register 1	TMDR1	R/W	H'C0	H'FF21
	Timer I/O control register 1	TIOR1	R/W	H'00	H'FF22
	Timer interrupt enable register 1	TIER1	R/W	H'40	H'FF24
	Timer status register 1	TSR1	R/(W)*2	H'C0	H'FF25
	Timer counter 1	TCNT1	R/W	H'0000	H'FF26
	Timer general register 1A	TGR1A	R/W	H'FFFF	H'FF28
	Timer general register 1B	TGR1B	R/W	H'FFFF	H'FF2A
2	Timer control register 2	TCR2	R/W	H'00	H'FF30
	Timer mode register 2	TMDR2	R/W	H'C0	H'FF31
	Timer I/O control register 2	TIOR2	R/W	H'00	H'FF32
	Timer interrupt enable register 2	TIER2	R/W	H'40	H'FF34
	Timer status register 2	TSR2	R/(W)*2	H'C0	H'FF35
	Timer counter 2	TCNT2	R/W	H'0000	H'FF36
	Timer general register 2A	TGR2A	R/W	H'FFFF	H'FF38
	Timer general register 2B	TGR2B	R/W	H'FFFF	H'FF3A

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
3	Timer control register 3	TCR3	R/W	H'00	H'FE80
	Timer mode register 3	TMDR3	R/W	H'C0	H'FE81
	Timer I/O control register 3H	TIOR3H	R/W	H'00	H'FE82
	Timer I/O control register 3L	TIOR3L	R/W	H'00	H'FE83
	Timer interrupt enable register 3	TIER3	R/W	H'40	H'FE84
	Timer status register 3	TSR3	R/(W)*2	H'C0	H'FE85
	Timer counter 3	TCNT3	R/W	H'0000	H'FE86
	Timer general register 3A	TGR3A	R/W	H'FFFF	H'FE88
	Timer general register 3B	TGR3B	R/W	H'FFFF	H'FE8A
	Timer general register 3C	TGR3C	R/W	H'FFFF	H'FE8C
	Timer general register 3D	TGR3D	R/W	H'FFFF	H'FE8E
4	Timer control register 4	TCR4	R/W	H'00	H'FE90
	Timer mode register 4	TMDR4	R/W	H'C0	H'FE91
	Timer I/O control register 4	TIOR4	R/W	H'00	H'FE92
	Timer interrupt enable register 4	TIER4	R/W	H'40	H'FE94
	Timer status register 4	TSR4	R/(W) *2	H'C0	H'FE95
	Timer counter 4	TCNT4	R/W	H'0000	H'FE96
	Timer general register 4A	TGR4A	R/W	H'FFFF	H'FE98
	Timer general register 4B	TGR4B	R/W	H'FFFF	H'FE9A
5	Timer control register 5	TCR5	R/W	H'00	H'FEA0
	Timer mode register 5	TMDR5	R/W	H'C0	H'FEA1
	Timer I/O control register 5	TIOR5	R/W	H'00	H'FEA2
	Timer interrupt enable register 5	TIER5	R/W	H'40	H'FEA4
	Timer status register 5	TSR5	R/(W) *2	H'C0	H'FEA5
	Timer counter 5	TCNT5	R/W	H'0000	H'FEA6
	Timer general register 5A	TGR5A	R/W	H'FFFF	H'FEA8
	Timer general register 5B	TGR5B	R/W	H'FFFF	H'FEAA
All	Timer start register	TSTR	R/W	H'00	H'FEB0
	Timer synchro register	TSYR	R/W	H'00	H'FEB1
	Module stop control register A	MSTPCRA	R/W	H'3F	H'FDE8

Notes: 1. Lower 16 bits of the address.

2. Can only be written with 0 for flag clearing.

10.2 Register Descriptions

10.2.1 Timer Control Register (TCR)

Channel 0: TCR0
Channel 3: TCR3

Bit	:	7	6	5	4	3	2	1	0
		CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
Initial val	ue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

Channel 1: TCR1 Channel 2: TCR2 Channel 4: TCR4 Channel 5: TCR5

Bit	:	7	6	5	4	3	2	1	0
		_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
Initial valu	ıe:	0	0	0	0	0	0	0	0
R/W	:	_	R/W						

The TCR registers are 8-bit registers that control the TCNT channels. The TPU has six TCR registers, one for each of channels 0 to 5. The TCR registers are initialized to H'00 by a reset, and in hardware standby mode.

TCR register settings should be made only when TCNT operation is stopped.

Bits 7 to 5—Counter Clear 2 to 0 (CCLR2 to CCLR0): These bits select the TCNT counter clearing source.

Channel	Bit 7 CCLR2	Bit 6 CCLR1	Bit 5 CCLR0	Description	
0, 3	0	0	0	TCNT clearing disabled (Initial value)	
			1	TCNT cleared by TGRA compare match/input capture	
		1	0	TCNT cleared by TGRB compare match/input capture	
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*1	
	1	0	0	TCNT clearing disabled	
			1	TCNT cleared by TGRC compare match/input capture*2	
		1	0	TCNT cleared by TGRD compare match/input capture*2	
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*1	

Channel	Bit 7 Reserved*	Bit 6 ° CCLR1	Bit 5 CCLR0	Description	
1, 2, 4, 5	0	0	0	TCNT clearing disabled (Initial value	e)
			1	TCNT cleared by TGRA compare match/input capture	
		1	0	TCNT cleared by TGRB compare match/input capture	_
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*1	

Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

- 2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.
- 3. Bit 7 is reserved in channels 1, 2, 4, and 5. It is always read as 0 and cannot be modified.

Bits 4 and 3—Clock Edge 1 and 0 (CKEG1, CKEG0): These bits select the input clock edge. When the input clock is counted using both edges, the input clock period is halved (e.g. $\phi/4$ both edges = $\phi/2$ rising edge). If phase counting mode is used on channels 1, 2, 4, and 5, this setting is ignored and the phase counting mode setting has priority.

Bit 4 CKEG1	Bit 3 CKEG0	Description	
0	0	Count at rising edge	(Initial value)
	1	Count at falling edge	
1	_	Count at both edges	

Note: Internal clock edge selection is valid when the input clock is $\phi/4$ or slower. This setting is ignored if the input clock is $\phi/1$, or when overflow/underflow of another channel is selected.

Bits 2 to 0—Time Prescaler 2 to 0 (TPSC2 to TPSC0): These bits select the TCNT counter clock. The clock source can be selected independently for each channel. Table 10.4 shows the clock sources that can be set for each channel.

Table 10.4 TPU Clock Sources

			ı	nterna	ıl Clock	C			Extern	al Clock		Overflow/ Underflow - on Another
Channel	ф/1	ф/4	ф/16	ф/64	ф/256	ф/1024	ф/4096	TCLKA	TCLKB	TCLKC	TCLKD	Channel
0	\circ	\circ	\circ	0				0	0	0	0	
1	\circ	0	0	0	0			0	0			0
2	\bigcirc	\bigcirc	\bigcirc	\circ		\circ		\circ	0	\bigcirc		
3	\circ	0	\circ	0	0	0	0	0				
4	\circ	0	0	0		0		0		0		0
5	0	0	0	0	0			0		0	0	

Legend:

: Setting

Blank: No setting

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
0	0	0	0	Internal clock: counts on $\phi/1$ (Initial value)
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	External clock: counts on TCLKD pin input

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on $\phi/1$ (Initial value)
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	Internal clock: counts on $\phi/256$
			1	Counts on TCNT2 overflow/underflow

Note: This setting is ignored when channel 1 is in phase counting mode.

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
2	0	0	0	Internal clock: counts on $\phi/1$ (Initial value)
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on \$\phi/64\$
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	Internal clock: counts on \$\phi/1024\$

Note: This setting is ignored when channel 2 is in phase counting mode.

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description	
3	0	0	0	Internal clock: counts on $\phi/1$	Initial value)
			1	Internal clock: counts on $\phi/4$	
		1	0	Internal clock: counts on $\phi/16$	
			1	Internal clock: counts on \$\phi/64\$	
	1	0	0	External clock: counts on TCLKA pin	input
			1	Internal clock: counts on $\phi/1024$	
		1	0	Internal clock: counts on \$\phi/256\$	
			1	Internal clock: counts on $\phi/4096$	

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
4	0	0	0	Internal clock: counts on $\phi/1$ (Initial value)
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKC pin input
		1	0	Internal clock: counts on $\phi/1024$
			1	Counts on TCNT5 overflow/underflow

Note: This setting is ignored when channel 4 is in phase counting mode.

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
5	0	0	0	Internal clock: counts on $\phi/1$ (Initial value)
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKC pin input
		1	0	Internal clock: counts on $\phi/256$
			1	External clock: counts on TCLKD pin input

Note: This setting is ignored when channel 5 is in phase counting mode.

10.2.2 Timer Mode Register (TMDR)

Channel	0:	TMDR0
Channel	3:	TMDR3

Bit	:	7	6	5	4	3	2	1	0
		_	_	BFB	BFA	MD3	MD2	MD1	MD0
Initial va	ılue :	1	1	0	0	0	0	0	0
R/W	:	_	_	R/W	R/W	R/W	R/W	R/W	R/W

Channel 1: TMDR1 Channel 2: TMDR2 Channel 4: TMDR4 Channel 5: TMDR5

Bit	:	7	6	5	4	3	2	1	0
		_	_	_	_	MD3	MD2	MD1	MD0
Initial valu	ıe :	1	1	0	0	0	0	0	0
R/W	:	_	_	_	_	R/W	R/W	R/W	R/W

The TMDR registers are 8-bit readable/writable registers that are used to set the operating mode for each channel. The TPU has six TMDR registers, one for each channel. The TMDR registers are initialized to H'C0 by a reset, and in hardware standby mode.

TMDR register settings should be made only when TCNT operation is stopped.

Bits 7 and 6—Reserved: It is always read as 1 and cannot be modified.

Bit 5—Buffer Operation B (BFB): Specifies whether TGRB is to operate in the normal way, or TGRB and TGRD are to be used together for buffer operation. When TGRD is used as a buffer register, TGRD input capture/output compare is not generated.

In channels 1, 2, 4, and 5, which have no TGRD, bit 5 is reserved. It is always read as 0 and cannot be modified.

Bit 5 BFB	Description	
0	TGRB operates normally	(Initial value)
1	TGRB and TGRD used together for buffer operation	

Bit 4—Buffer Operation A (BFA): Specifies whether TGRA is to operate in the normal way, or TGRA and TGRC are to be used together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare is not generated.

In channels 1, 2, 4, and 5, which have no TGRC, bit 4 is reserved. It is always read as 0 and cannot be modified.

Bit 4 BFA	Description	
0	TGRA operates normally	(Initial value)
1	TGRA and TGRC used together for buffer operation	

Bits 3 to 0—Modes 3 to 0 (MD3 to MD0): These bits are used to set the timer operating mode.

Bit 3 MD3 ^{*1}	Bit 2 MD2*2	Bit 1 MD1	Bit 0 MD0	Description	
0	0	0	0	Normal operation	(Initial value)
			1	Reserved	
		1	0	PWM mode 1	
			1	PWM mode 2	
	1	0	0	Phase counting mode 1	
			1	Phase counting mode 2	
		1	0	Phase counting mode 3	
			1	Phase counting mode 4	
1	*	*	*	_	

*: Don't care

Notes: 1. MD3 is a reserved bit. In a write, it should always be written with 0.

2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 should always be written to MD2.

10.2.3 Timer I/O Control Register (TIOR)

Channel 0: TIOR0H
Channel 1: TIOR1
Channel 2: TIOR2
Channel 3: TIOR3H
Channel 4: TIOR4
Channel 5: TIOR5

Bit	:	7	6	5	4	3	2	1	0
		IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
Initial valu	ue:	0	0	0	0	0	0	0	0
R/W	:	R/W							

Channel 0: TIOR0L Channel 3: TIOR3L

Bit	:	7	6	5	4	3	2	1	0
		IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
Initial val	ue :	0	0	0	0	0	0	0	0
R/W	:	R/W							

Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

The TIOR registers are 8-bit registers that control the TGR registers. The TPU has eight TIOR registers, two each for channels 0 and 3, and one each for channels 1, 2, 4, and 5. The TIOR registers are initialized to H'00 by a reset, and in hardware standby mode.

Care is required since TIOR is affected by the TMDR setting. The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

Bits 7 to 4— I/O Control B3 to B0 (IOB3 to IOB0) I/O Control D3 to D0 (IOD3 to IOD0):

Bits IOB3 to IOB0 specify the function of TGRB. Bits IOD3 to IOD0 specify the function of TGRD.

	Bit 7	Bit 6	Bit 5	Bit 4	
Channel	IOB3	IOB2	IOB1	IOB0	Description

Onamici	IODS	IODZ	IODI	IODU	Description	J11	
0	0	0	0	0	TGR0B	Output disabled	(Initial value)
				1	is output compare	Initial output is 0	0 output at compare match
			1	0	register	output	1 output at compare match
				1			Toggle output at compare match
		1	0	0	_	Output disabled	
				1	- -	Initial output is 1	0 output at compare match
			1	0		output	1 output at compare match
				1			Toggle output at compare match
	1	0	0	0	TGR0B	Capture input	Input capture at rising edge
				1	is input capture	source is TIOCB0 pin	Input capture at falling edge
			1	*	register	посво ріп	Input capture at both edges
		1	*	*		Capture input source is channel 1/count clock	Input capture at TCNT1 count-up/count-down*1

*: Don't care

Note: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and φ/1 is used as the TCNT1 count clock, this setting is invalid and input capture is not generated.

Channel	Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	Description	on		
0	0	0	0	0	TGR0D	Output disabled	(Initial value)	
				1	is output	Initial output is 0 output	0 output at compare match	
			1	0	compare register*2		1 output at compare match	
				1			Toggle output at compare match	
		1	1	0	0	=	Output disabled	
				1	- -	Initial output is 1 output	0 output at compare match	
			1	0			1 output at compare match	
				1			Toggle output at compare match	
	1	0	0	0	TGR0D	Capture input	Input capture at rising edge	
				1	is input	source is	Input capture at falling edge	
			1	*	-capture _register*2	TIOCD0 pin	Input capture at both edges	
		1	*	*	<u></u>	Capture input source is channel 1/count clock	Input capture at TCNT1 count-up/count-down*1	

- Notes: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and φ/1 is used as the TCNT1 count clock, this setting is invalid and input capture is not generated.
 - 2. When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Channel	Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	Description	on	
1	0	0	0	0	TGR1B	Output disabled	(Initial value)
				1	is output	Initial output is 0	0 output at compare match
			1	0	−compare _register	output	1 output at compare match
				1	 		Toggle output at compare match
		1	0	0		Output disabled	
				1		Initial output is 1	0 output at compare match
			1	0		output	1 output at compare match
				1	_		Toggle output at compare match
	1	0	0	0	TGR1B	Capture input	Input capture at rising edge
				1	is input	source is	Input capture at falling edge
			1	*	−capture _register	TIOCB1 pin	Input capture at both edges
		1	*	*		Capture input source is TGR0C compare match/ input capture	Input capture at generation of TGR0C compare match/input capture
							. D 11

Channel	Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	Description	on		
2	0	0	0	0	TGR2B	Output disabled	(Initial value)	
				1	is output compare	Initial output is 0	0 output at compare match	
	1 0 register output	output	1 output at compare match					
				1	_		Toggle output at compare match	
		1	1 0 0	_	Output disabled			
				1	<u></u>	Initial output is 1	0 output at compare match	
			1	0	-	output	1 output at compare match	
		1	=		Toggle output at compare match			
	1	1 * 0 0 TGR2B Capture input		Input capture at rising edge				
				1	⁻is input _capture	source is TIOCB2 pin	Input capture at falling edge	
			1	*	register	HOCB2 pin	Input capture at both edges	

Channel	Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	Description	on	
3	0	0	0	0	TGR3B	Output disabled	(Initial value)
				1	is output compare	Initial output is 0 output	0 output at compare match
			1	0	register		1 output at compare match
				1			Toggle output at compare match
		1	0	0	=	Output disabled	
				1	_	Initial output is 1 output	0 output at compare match
			1	0	=		1 output at compare match
				1	_		Toggle output at compare match
	1	0	0	0	TGR3B	Capture input	Input capture at rising edge
				1	is input	source is TIOCB3 pin	Input capture at falling edge
			1	*	-capture register	ПОСВЗ ріп	Input capture at both edges
		1	*	*	9	Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/count-down*1

Note: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and φ/1 is used as the TCNT4 count clock, this setting is invalid and input capture is not generated.

Channel	Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	Description	on	
3	0	0	0	0	TGR3D	Output disabled	(Initial value)
				1	is output	Initial output is 0	0 output at compare match
			1	0	compare register*2	output	1 output at compare match
	1 1		Toggle output at compare match				
		1	0	0	_	Output disabled	
				1	=	Initial output is 1 output	0 output at compare match
			1	0	_		1 output at compare match
				1			Toggle output at compare match
	1	0	0	0	TGR3D	Capture input	Input capture at rising edge
				1	⁻is input _capture	source is TIOCD3 pin	Input capture at falling edge
			1	*	register*2	HOODS pill	Input capture at both edges
		1	*	*		Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/count-down*1

- Notes: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and φ/1 is used as the TCNT4 count clock, this setting is invalid and input capture is not generated.
 - 2. When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Channel	Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	Description	on		
4	0	0	0	0	TGR4B	Output disabled	(Initial value)	
				1	is output	Initial output is 0	0 output at compare match	
			1	0	-compare _register	output	1 output at compare match	
				1			Toggle output at compare match	
		1	0	0	_	Output disabled		
				1	_	Initial output is 1	0 output at compare match	
			1	0	=	output	1 output at compare match	
				1	_		Toggle output at compare match	
	1	0	0	0	TGR4B	Capture input	Input capture at rising edge	
				1	is input capture	source is TIOCB4 pin	Input capture at falling edge	
			1	*	register	ПООВ4 ріп	Input capture at both edges	
		1	*	*		Capture input source is TGR3C compare match/ input capture	Input capture at generation of TGR3C compare match/ input capture	

Channel	Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	Description	on	
5	0	0	0	0	TGR5B	Output disabled	(Initial value)
				1	⁻is output _compare	Initial output is 0	0 output at compare match
			1	0	register	output	1 output at compare match
				1	_		Toggle output at compare match
		1	0	0	=	Output disabled	
				1	=	Initial output is 1	0 output at compare match
			1	0	=	output	1 output at compare match
				1	_		Toggle output at compare match
	1	*	0	0	TGR5B	Capture input	Input capture at rising edge
				1	⁻is input _capture	source is TIOCB5 pin	Input capture at falling edge
			1	*	register	1100b3 piii	Input capture at both edges

Bits 3 to 0— I/O Control A3 to A0 (IOA3 to IOA0) I/O Control C3 to C0 (IOC3 to IOC0):

IOA3 to IOA0 specify the function of TGRA. IOC3 to IOC0 specify the function of TGRC.

Bit 3 Bit 2 Bit 1 Bit 0 Channel IOA3 IOA2 IOA1 IOA0 Description

Onamici	IOAU	IOAL	IOAI	IOAU	Descriptiv	J.1.	
0	0	0	0	0	TGR0A	Output disabled	(Initial value)
				1	is output compare	Initial output is 0	0 output at compare match
			1	0	register	output	1 output at compare match
				1			Toggle output at compare match
		1	0	0	=	Output disabled	
				1	=	Initial output is 1	0 output at compare match
			1	0	_	output	1 output at compare match
				1	_		Toggle output at compare match
	1	0	0	0	TGR0A	Capture input	Input capture at rising edge
				1	⁻is input -capture	source is TIOCA0 pin	Input capture at falling edge
			1	*	register	посло ріп	Input capture at both edges
		1	*	*		Capture input source is channel 1/ count clock	Input capture at TCNT1 count-up/count-down

Channel	Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	Description	on	
0	0	0	0	0	TGR0C	Output disabled	(Initial value)
				1	is output compare	Initial output is 0	0 output at compare match
			1	0	register*1	output	1 output at compare match
				1	_		Toggle output at compare match
		1	0	0	=	Output disabled	
				1	=	Initial output is 1	0 output at compare match
			1	0	=	output	1 output at compare match
				1	_		Toggle output at compare match
	1	0	0	0	TGR0C	Capture input	Input capture at rising edge
				1	is input capture	source is TIOCC0 pin	Input capture at falling edge
			1	*	register*1	110000 piii	Input capture at both edges
		1	*	*		Capture input source is channel 1/count clock	Input capture at TCNT1 count-up/count-down

Note: 1. When the BFA bit in TMDR0 is set to 1 and TGR0C is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Channel	Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Description	on	
1	0	0	0	0	TGR1A	Output disabled	(Initial value)
				1	is output Initial output is 0 0 output at compare		0 output at compare match
			1	0		output	1 output at compare match
				1	_	Toggle output at compa match	
		1	0	0	=	Output disabled	
				1	_	Initial output is 1	0 output at compare match
			1	0	_	output	1 output at compare match
				1	_		Toggle output at compare match
	1	0	0	0	TGR1A	Capture input	Input capture at rising edge
				1	is input capture	source is TIOCA1 pin	Input capture at falling edge
			1	*	register	1100A1 pili	Input capture at both edges
		1	*	*		Capture input source is TGR0A compare match/ input capture	Input capture at generation of channel 0/TGR0A compare match/input capture

2 0 0 0 1 TGR2A is output compare register	Channel	Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Description	on	
Toutput at compare match Toggle output at compare match Toggle output at compare match Toggle output at compare match Output disabled Initial output is 1 of output at compare match Initial output is 1 of output at compare match Initial output at compare match Output disabled Initial output at compare match I output at compare match Toggle output at compare match Toggle output at compare match Toggle output at compare match I output at	2	0	0	0	0	TGR2A	Output disabled	(Initial value)
1 0 1 Toggle output at compare match 1 0 0 1 Toggle output at compare match 1 0 0 1 Initial output is 1 output at compare match 1 0 0 Initial output is 1 output at compare match 1 0 Toggle output at compare match 1 output at compare					1	•	•	0 output at compare match
1 0 0 Output disabled Initial output is 1 Output at compare match 1 0 Output disabled Initial output is 1 Output at compare match 1 0 Output disabled Initial output is 1 Output at compare match 1 output at compare match Toggle output at compare match 1 * O O TGR2A Capture input Input capture at rising edge Input capture at falling edge Inpu				1	0	•	output	1 output at compare match
Initial output is 1 0 output at compare match output is 1 output at compare match 1 output at compare match Toggle output at compare match 1 * 0 TGR2A Capture input is input source is TIOCA2 pin Input capture at falling edge					1			
1 * 0 Output at compare match Toggle output at compare match Input capture at rising edge Input capture at falling edge			1	0	0	-	Output disabled	
Toutput at compare match Toggle output at compare match Input capture at rising edge Input capture at falling edge Input capture at falling edge					1	-	•	0 output at compare match
1 * 0 TGR2A Capture input Input capture at rising edge is input source is capture TIOCA2 pin				1	0	-	output	1 output at compare match
is input source is Input capture at falling edge					1	_		
capture TIOCA2 pin		1	*	0	0	_	Capture input	Input capture at rising edge
					1	•		Input capture at falling edge
				1	*	•	1100/12 pill	Input capture at both edges

Channel	Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Description	on		
3	0	0	0	0	TGR3A	Output disabled	(Initial value)	
				1	is output compare	Initial output is 0	0 output at compare match	
			1	0	register	output	1 output at compare match	
				1			Toggle output at compare match	
		1	0	0	_	Output disabled		
				1	=	Initial output is 1	0 output at compare match	
			1	0	-	output	1 output at compare match	
				1	_		Toggle output at compare match	
	1	0	0	0	TGR3A	Capture input	Input capture at rising edge	
				1	⁻is input _capture	source is TIOCA3 pin	Input capture at falling edge	
			1	*	register	ΠΟΟΑΟ ΡΙΠ	Input capture at both edges	
		1	*	*		Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/count-down	

Channel	Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	Description	on	
3	0	0	0	0	TGR3C	Output disabled	(Initial value)
				1	is output compare	Initial output is 0	0 output at compare match
			1	0	register*1	output	1 output at compare match
				1			Toggle output at compare match
		1	0	0	_	Output disabled	
				1	=	Initial output is 1	0 output at compare match
			1	0	=	output	1 output at compare match
				1	_		Toggle output at compare match
	1	0	0	0	TGR3C	Capture input	Input capture at rising edge
				1	⁻is input _capture	source is TIOCC3 pin	Input capture at falling edge
			1	*	register*1	110005 pii1	Input capture at both edges
		1	*	*	_	Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/count-down

Note: 1. When the BFA bit in TMDR3 is set to 1 and TGR3C is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Channel	Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Description	on	
4	0	0	0	0	TGR4A	Output disabled	(Initial value)
				1	is output	Initial output is 0	0 output at compare match
			1	0	−compare _register	output	1 output at compare match
				1	g		Toggle output at compare match
		1	0	0	_	Output disabled	
				1	_	Initial output is 1	0 output at compare match
			1	0	=	output	1 output at compare match
				1	_		Toggle output at compare match
	1	0	0	0	TGR4A	Capture input	Input capture at rising edge
				1	is input	source is	Input capture at falling edge
			1	*	-capture register	TIOCA4 pin	Input capture at both edges
		1	*	*	_ 3 **	Capture input source is TGR3A compare match/ input capture	Input capture at generation of TGR3A compare match/input capture

Channel	Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Description	on	
5	0	0	0	0	TGR5A	Output disabled	(Initial value)
				1	⁻is output _compare	· Initial output is 0 = 0 output at comp	
			1	0	register	output	1 output at compare match
				1			Toggle output at compare match
		1	0	0	-	Output disabled	
				1	-	Initial output is 1	0 output at compare match
			1	0	_	output	1 output at compare match
				1	_		Toggle output at compare match
	1	*	0	0	TGR5A	Capture input	Input capture at rising edge
				1	⁻is input _capture	source is TIOCA5 pin	Input capture at falling edge
			1	*	register	πουλυ μπ	Input capture at both edges

10.2.4 Timer Interrupt Enable Register (TIER)

Channel 0: TIER0 Channel 3: TIER3

Bit	:	7	6	5	4	3	2	1	0
		TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
Initial va	llue :	0	1	0	0	0	0	0	0
R/W	:	R/W	_	_	R/W	R/W	R/W	R/W	R/W

Channel 1: TIER1 Channel 2: TIER2 Channel 4: TIER4 Channel 5: TIER5

Bit	:	7	6	5	4	3	2	1	0
		TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
Initial va	lue :	0	1	0	0	0	0	0	0
R/W	:	R/W	_	R/W	R/W	_	_	R/W	R/W

The TIER registers are 8-bit registers that control enabling or disabling of interrupt requests for each channel. The TPU has six TIER registers, one for each channel. The TIER registers are initialized to H'40 by a reset, and in hardware standby mode.

Bit 7—A/D Conversion Start Request Enable (TTGE): Enables or disables generation of A/D conversion start requests by TGRA input capture/compare match.

Bit 7	Post talk	
TTGE	Description	
0	A/D conversion start request generation disabled	(Initial value)
1	A/D conversion start request generation enabled	

Bit 6—Reserved: It is always read as 1 and cannot be modified.

Bit 5—Underflow Interrupt Enable (TCIEU): Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1, 2, 4, and 5.

In channels 0 and 3, bit 5 is reserved. It is always read as 0 and cannot be modified.

Bit 5 TCIEU	Description	
0	Interrupt requests (TCIU) by TCFU disabled	(Initial value)
1	Interrupt requests (TCIU) by TCFU enabled	

Bit 4—Overflow Interrupt Enable (TCIEV): Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1.

Bit 4 TCIEV	Description	
0	Interrupt requests (TCIV) by TCFV disabled	(Initial value)
1	Interrupt requests (TCIV) by TCFV enabled	

Bit 3—TGR Interrupt Enable D (TGIED): Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified.

Bit 3		
TGIED	Description	
0	Interrupt requests (TGID) by TGFD bit disabled	(Initial value)
1	Interrupt requests (TGID) by TGFD bit enabled	

Bit 2—TGR Interrupt Enable C (TGIEC): Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 2 is reserved. It is always read as 0 and cannot be modified.

Bit 2		
TGIEC	Description	
0	Interrupt requests (TGIC) by TGFC bit disabled	(Initial value)
1	Interrupt requests (TGIC) by TGFC bit enabled	

Bit 1—TGR Interrupt Enable B (TGIEB): Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1.

Bit 1 TGIEB	Description	
0	Interrupt requests (TGIB) by TGFB bit disabled	(Initial value)
1	Interrupt requests (TGIB) by TGFB bit enabled	

Bit 0—TGR Interrupt Enable A (TGIEA): Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1.

Bit 0		
TGIEA	Description	
0	Interrupt requests (TGIA) by TGFA bit disabled	(Initial value)
1	Interrupt requests (TGIA) by TGFA bit enabled	

10.2.5 Timer Status Register (TSR)

Channel 0: TSR0 Channel 3: TSR3

Bit	:	7	6	5	4	3	2	1	0
		_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
Initial val	lue :	1	1	0	0	0	0	0	0
R/W	:	_	_	_	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Can only be written with 0 for flag clearing.

Channel 1: TSR1 Channel 2: TSR2 Channel 4: TSR4 Channel 5: TSR5

Bit	:	7	6	5	4	3	2	1	0
		TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
Initial valu	ıe :	1	1	0	0	0	0	0	0
R/W	:	R	_	R/(W)*	R/(W)*	_	_	R/(W)*	R/(W)*

Note: * Can only be written with 0 for flag clearing.

The TSR registers are 8-bit registers that indicate the status of each channel. The TPU has six TSR registers, one for each channel. The TSR registers are initialized to H'C0 by a reset, and in hardware standby mode.

Bit 7—Count Direction Flag (TCFD): Status flag that shows the direction in which TCNT counts in channels 1, 2, 4, and 5.

In channels 0 and 3, bit 7 is reserved. It is always read as 1 and cannot be modified.

Bit 7 TCFD	Description	
0	TCNT counts down	
1	TCNT counts up	(Initial value)

Bit 6—Reserved: It is always read as 1 and cannot be modified.

Bit 5—Underflow Flag (TCFU): Status flag that indicates that TCNT underflow has occurred when channels 1, 2, 4, and 5 are set to phase counting mode.

In channels 0 and 3, bit 5 is reserved. It is always read as 0 and cannot be modified.

Bit 5 TCFU	Description	
0	[Clearing condition]	(Initial value)
	When 0 is written to TCFU after reading TCFU = 1	
1	[Setting condition]	
	When the TCNT value underflows (changes from H'0000 to H'FFFF)	

Bit 4—Overflow Flag (TCFV): Status flag that indicates that TCNT overflow has occurred.

Bit 4 TCFV	Description	
0	[Clearing condition]	(Initial value)
	When 0 is written to TCFV after reading TCFV = 1	
1	[Setting condition]	
	When the TCNT value overflows (changes from H'FFFF to H'0000)	

Bit 3—Input Capture/Output Compare Flag D (TGFD): Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified.

Bit 3								
TGFD	Description							
0	[Clearing conditions] (Initial value)							
	 When DTC is activated by TGID interrupt while DISEL bit of MRB in DTC is 0 							
	 When 0 is written to TGFD after reading TGFD = 1 							
1	[Setting conditions]							
	 When TCNT = TGRD while TGRD is functioning as output compare register 							
	When TCNT value is transferred to TGRD by input capture signal while TGRD is							
	functioning as input capture register							

Bit 2—Input Capture/Output Compare Flag C (TGFC): Status flag that indicates the occurrence of TGRC input capture or compare match in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 2 is reserved. It is always read as 0 and cannot be modified.

Bit 2 TGFC	Description							
0	[Clearing conditions] (Initial value)							
	 When DTC is activated by TGIC interrupt while DISEL bit of MRB in DTC is 0 							
	 When 0 is written to TGFC after reading TGFC = 1 							
1	[Setting conditions]							
	 When TCNT = TGRC while TGRC is functioning as output compare register 							
	 When TCNT value is transferred to TGRC by input capture signal while TGRC is functioning as input capture register 							

Bit 1—Input Capture/Output Compare Flag B (TGFB): Status flag that indicates the occurrence of TGRB input capture or compare match.

Bit 1 TGFB	Description							
0	[Clearing conditions] (Initial value)							
	 When DTC is activated by TGIB interrupt while DISEL bit of MRB in DTC is 0 							
	 When 0 is written to TGFB after reading TGFB = 1 							
1	[Setting conditions]							
	 When TCNT = TGRB while TGRB is functioning as output compare register 							
	 When TCNT value is transferred to TGRB by input capture signal while TGRB is 							
	functioning as input capture register							

Bit 0—Input Capture/Output Compare Flag A (TGFA): Status flag that indicates the occurrence of TGRA input capture or compare match.

Bit 0 TGFA	Description								
0	[Clearing conditions] (Initial value)								
	When DTC is activated by TGIA interrupt while DISEL bit of MRB in DTC is 0								
	 When 0 is written to TGFA after reading TGFA = 1 								
1	[Setting conditions]								
	 When TCNT = TGRA while TGRA is functioning as output compare register 								
	When TCNT value is transferred to TGRA by input capture signal while TGRA is								
	functioning as input capture register								

10.2.6 Timer Counter (TCNT)

Channel 0: TCNT0 (up-counter)

Channel 1: TCNT1 (up/down-counter*)
Channel 2: TCNT2 (up/down-counter*)

Channel 3: TCNT3 (up-counter)

Channel 4: TCNT4 (up/down-counter*)
Channel 5: TCNT5 (up/down-counter*)

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	R/W															

Note: *These counters can be used as up/down-counters only in phase counting mode or when counting overflow/underflow on another channel. In other cases they function as upcounters.

The TCNT registers are 16-bit counters. The TPU has six TCNT counters, one for each channel.

The TCNT counters are initialized to H'0000 by a reset, and in hardware standby mode.

The TCNT counters cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.

mode.

10.2.7 Timer General Register (TGR)

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	e :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	:	R/W															

The TGR registers are 16-bit registers with a dual function as output compare and input capture registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two each for channels 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for operation as buffer registers*. The TGR registers are initialized to H'FFFF by a reset, and in hardware standby

The TGR registers cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.

Note: * TGR buffer register combinations are TGRA—TGRC and TGRB—TGRD.

10.2.8 Timer Start Register (TSTR)

Bit	:	7	6	5	4	3	2	1	0
		_	_	CST5	CST4	CST3	CST2	CST1	CST0
Initial va	alue :	0	0	0	0	0	0	0	0
R/W	:	_	_	R/W	R/W	R/W	R/W	R/W	R/W

TSTR is an 8-bit readable/writable register that selects operation/stoppage for channels 0 to 5. TSTR is initialized to H'00 by a reset, and in hardware standby mode. When setting the operating mode in TMDR or setting the count clock in TCR, first stop the TCNT counter.

Bits 7 and 6—Reserved: Should always be written with 0.

Bits 5 to 0—Counter Start 5 to 0 (CST5 to CST0): These bits select operation or stoppage for TCNT.

Bit n CSTn	Description	
0	TCNTn count operation is stopped	(Initial value)
1	TCNTn performs count operation	
		n – E to 0

n = 5 to 0

Note: If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.

10.2.9 Timer Synchro Register (TSYR)

Bit	Bit : 7		6	5	4	3	2	1	0
		_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0
Initial valu	e :	0	0	0	0	0	0	0	0
R/W	:	_		R/W	R/W	R/W	R/W	R/W	R/W

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous operation for the channel 0 to 4 TCNT counters. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.

TSYR is initialized to H'00 by a reset, and in hardware standby mode.

Bits 7 and 6—Reserved: Should always be written with 0.

Bits 5 to 0—Timer Synchro 5 to 0 (SYNC5 to SYNC0): These bits select whether operation is independent of or synchronized with other channels.

When synchronous operation is selected, synchronous presetting of multiple channels*1, and synchronous clearing through counter clearing on another channel*2 are possible.

Bit n SYNCn	Description	
0	TCNTn operates independently (TCNT presetting/clearing is unrelated to other channels)	(Initial value)
1	TCNTn performs synchronous operation	
	TCNT synchronous presetting/synchronous clearing is possible	
		n = 5 to 0

Notes: 1. To set synchronous operation, the SYNC bits for at least two channels must be set to 1.

2. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR2 to CCLR0 in TCR.

10.2.10 Module Stop Control Register A (MSTPCRA)

Bit	: 7		6	5	5 4 3		2	1	0
		MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
Initial va	lue :	0	0	1	1	1	1	1	1
R/W	:	R/W							

MSTPCRA is an 8-bit readable/writable register that performs module stop mode control.

When the MSTPA5 bit in MSTPCRA is set to 1, TPU operation stops at the end of the bus cycle and a transition is made to module stop mode. Registers cannot be read or written to in module stop mode. For details, see section 22.5, Module Stop Mode.

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 5—Module Stop (MSTPA5): Specifies the TPU module stop mode.

Bit 5 MSTPA5 Description

0	TPU module stop mode cleared	
1	TPU module stop mode set	(Initial value)

10.3 Interface to Bus Master

10.3.1 16-Bit Registers

TCNT and TGR are 16-bit registers. As the data bus to the bus master is 16 bits wide, these registers can be read and written to in 16-bit units.

These registers cannot be read or written to in 8-bit units; 16-bit access must always be used.

An example of 16-bit register access operation is shown in figure 10.2.




Figure 10.2 16-Bit Register Access Operation [Bus Master ↔ TCNT (16 Bits)]

10.3.2 8-Bit Registers

Registers other than TCNT and TGR are 8-bit. As the data bus to the CPU is 16 bits wide, these registers can be read and written to in 16-bit units. They can also be read and written to in 8-bit units.

Examples of 8-bit register access operation are shown in figures 10.3, 10.4, and 10.5.




Figure 10.3 8-Bit Register Access Operation [Bus Master ↔ TCR (Upper 8 Bits)]




Figure 10.4 8-Bit Register Access Operation [Bus Master ↔ TMDR (Lower 8 Bits)]




Figure 10.5 8-Bit Register Access Operation [Bus Master ↔ TCR and TMDR (16 Bits)]

10.4 Operation

10.4.1 Overview

Operation in each mode is outlined below.

Normal Operation: Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, synchronous counting, and external event counting.

Each TGR can be used as an input capture register or output compare register.

Synchronous Operation: When synchronous operation is designated for a channel, TCNT for that channel performs synchronous presetting. That is, when TCNT for a channel designated for synchronous operation is rewritten, the TCNT counters for the other channels are also rewritten at the same time. Synchronous clearing of the TCNT counters is also possible by setting the timer synchronization bits in TSYR for channels designated for synchronous operation.

Buffer Operation

- When TGR is an output compare register
 When a compare match occurs, the value in the buffer register for the relevant channel is transferred to TGR
- When TGR is an input capture register
 When input capture occurs, the value in TCNT is transfer to TGR and the value previously held in TGR is transferred to the buffer register.

Cascaded Operation: The channel 1 counter (TCNT1), channel 2 counter (TCNT2), channel 4 counter (TCNT4), and channel 5 counter (TCNT5) can be connected together to operate as a 32-bit counter.

PWM Mode: In this mode, a PWM waveform is output. The output level can be set by means of TIOR. A PWM waveform with a duty of between 0% and 100% can be output, according to the setting of each TGR register.

Phase Counting Mode: In this mode, TCNT is incremented or decremented by detecting the phases of two clocks input from the external clock input pins in channels 1, 2, 4, and 5. When phase counting mode is set, the corresponding TCLK pin functions as the clock pin, and TCNT performs up- or down-counting.

This can be used for two-phase encoder pulse input.

10.4.2 Basic Functions

Counter Operation: When one of bits CST0 to CST5 is set to 1 in TSTR, the TCNT counter for the corresponding channel starts counting. TCNT can operate as a free-running counter, periodic counter, and so on.

Example of count operation setting procedure
 Figure 10.6 shows an example of the count operation setting procedure.




Figure 10.6 Example of Counter Operation Setting Procedure

Free-running count operation and periodic count operation
Immediately after a reset, the TPU's TCNT counters are all designated as free-running counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts upcount operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the TPU requests an interrupt. After overflow, TCNT starts counting up again from H'0000.

Figure 10.7 illustrates free-running counter operation.




Figure 10.7 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the relevant channel performs periodic count operation. The TGR register for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts up-count operation as periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.






Figure 10.8 Periodic Counter Operation

Waveform Output by Compare Match: The TPU can perform 0, 1, or toggle output from the corresponding output pin using compare match.

• Example of setting procedure for waveform output by compare match
Figure 10.9 shows an example of the setting procedure for waveform output by compare match




Figure 10.9 Example Of Setting Procedure For Waveform Output By Compare Match

• Examples of waveform output operation
Figure 10.10 shows an example of 0 output/1 output.

In this example TCNT has been designated as a free-running counter, and settings have been made so that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.




Figure 10.10 Example of 0 Output/1 Output Operation

Figure 10.11 shows an example of toggle output.

In this example TCNT has been designated as a periodic counter (with counter clearing performed by compare match B), and settings have been made so that output is toggled by both compare match A and compare match B.




Figure 10.11 Example of Toggle Output Operation

Input Capture Function: The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the detected edge. For channels 0, 1, 3, and 4, it is also possible to specify another channel's counter input clock or compare match signal as the input capture source.

Note: When another channel's counter input clock is used as the input capture input for channels 0 and 3, $\phi/1$ should not be selected as the counter input clock used for input capture input. Input capture will not be generated if $\phi/1$ is selected.

Example of input capture operation setting procedure
 Figure 10.12 shows an example of the input capture operation setting procedure.




Figure 10.12 Example of Input Capture Operation Setting Procedure

Example of input capture operation
 Figure 10.13 shows an example of input capture operation.

In this example both rising and falling edges have been selected as the TIOCA pin input capture input edge, falling edge has been selected as the TIOCB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT.




Figure 10.13 Example of Input Capture Operation

10.4.3 Synchronous Operation

In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time base.

Channels 0 to 5 can all be designated for synchronous operation.

Example of Synchronous Operation Setting Procedure: Figure 10.14 shows an example of the synchronous operation setting procedure.




Figure 10.14 Example of Synchronous Operation Setting Procedure

Example of Synchronous Operation: Figure 10.15 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to 2, TGR0B compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 and 2 counter clearing source.

Three-phase PWM waveforms are output from pins TIOC0A, TIOC1A, and TIOC2A. At this time, synchronous presetting, and synchronous clearing by TGR0B compare match, is performed for channel 0 to 2 TCNT counters, and the data set in TGR0B is used as the PWM cycle.

For details of PWM modes, see section 10.4.6, PWM Modes.




Figure 10.15 Example of Synchronous Operation

10.4.4 Buffer Operation

Buffer operation, provided for channels 0 and 3, enables TGRC and TGRD to be used as buffer registers.

Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare match register.

Table 10.5 shows the register combinations used in buffer operation.

 Table 10.5
 Register Combinations in Buffer Operation

Channel	Timer General Register	Buffer Register
0	TGR0A	TGR0C
	TGR0B	TGR0D
3	TGR3A	TGR3C
	TGR3B	TGR3D

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.

This operation is illustrated in figure 10.16.




Figure 10.16 Compare Match Buffer Operation

When TGR is an input capture register
 When input capture occurs, the value in TCNT is transferred to TGR and the value previously held in the timer general register is transferred to the buffer register.

This operation is illustrated in figure 10.17.




Figure 10.17 Input Capture Buffer Operation

Example of Buffer Operation Setting Procedure: Figure 10.18 shows an example of the buffer operation setting procedure.




Figure 10.18 Example of Buffer Operation Setting Procedure

Examples of Buffer Operation:

• When TGR is an output compare register

Figure 10.19 shows an operation example in which PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0 output at compare match B.

As buffer operation has been set, when compare match A occurs the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time compare match A occurs.

For details of PWM modes, see section 10.4.6, PWM Modes.




Figure 10.19 Example of Buffer Operation (1)

• When TGR is an input capture register

Figure 10.20 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the TIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in TGRA upon occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.




Figure 10.20 Example of Buffer Operation (2)

10.4.5 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.

This function works by counting the channel 1 (channel 4) counter clock upon overflow/underflow of TCNT2 (TCNT5) as set in bits TPSC2 to TPSC0 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.

Table 10.6 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is invalid and the counter operates independently in phase counting mode.

Table 10.6 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT1	TCNT2
Channels 4 and 5	TCNT4	TCNT5

Example of Cascaded Operation Setting Procedure: Figure 10.21 shows an example of the setting procedure for cascaded operation.




Figure 10.21 Cascaded Operation Setting Procedure

Examples of Cascaded Operation: Figure 10.22 illustrates the operation when counting upon TCNT2 overflow/underflow has been set for TCNT1, TGR1A and TGR2A have been designated as input capture registers, and TIOC pin rising edge has been selected.

When a rising edge is input to the TIOCA1 and TIOCA2 pins simultaneously, the upper 16 bits of the 32-bit data are transferred to TGR1A, and the lower 16 bits to TGR2A.




Figure 10.22 Example of Cascaded Operation (1)

Figure 10.23 illustrates the operation when counting upon TCNT2 overflow/underflow has been set for TCNT1, and phase counting mode has been designated for channel 2.

TCNT1 is incremented by TCNT2 overflow and decremented by TCNT2 underflow.




Figure 10.23 Example of Cascaded Operation (2)

10.4.6 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. 0, 1, or toggle output can be selected as the output level in response to compare match of each TGR.

Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The output specified by bits IOA3 to IOA0 and IOC3 to IOC0 in TIOR is output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR is output at compare matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs. In PWM mode 1, a maximum 8-phase PWM output is possible.

PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronization register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 15-phase PWM output is possible by combined use with synchronous operation.

The correspondence between PWM output pins and registers is shown in table 10.7.

Table 10.7 PWM Output Registers and Output Pins

Channel	Registers	Output Pins	
		PWM Mode 1	PWM Mode 2
0	TGR0A	TIOCA0	TIOCA0
	TGR0B		TIOCB0
	TGR0C	TIOCC0	TIOCC0
	TGR0D		TIOCD0
1	TGR1A	TIOCA1	TIOCA1
	TGR1B		TIOCB1
2	TGR2A	TIOCA2	TIOCA2
	TGR2B		TIOCB2
3	TGR3A	TIOCA3	TIOCA3
	TGR3B		TIOCB3
	TGR3C	TIOCC3	TIOCC3
	TGR3D		TIOCD3
4	TGR4A	TIOCA4	TIOCA4
	TGR4B		TIOCB4
5	TGR5A	TIOCA5	TIOCA5
	TGR5B		TIOCB5

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the period is set.

Example of PWM Mode Setting Procedure: Figure 10.24 shows an example of the PWM mode setting procedure.




Figure 10.24 Example of PWM Mode Setting Procedure

Examples of PWM Mode Operation: Figure 10.25 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in TGRB registers as the duty.




Figure 10.25 Example of PWM Mode Operation (1)

Figure 10.26 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 0 and 1, TGR1B compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGR0A to TGR0D, TGR1A), to output a 5-phase PWM waveform.

In this case, the value set in TGR1B is used as the cycle, and the values set in the other TGRs as the duty.




Figure 10.26 Example of PWM Mode Operation (2)

Figure 10.27 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode.




Figure 10.27 Example of PWM Mode Operation (3)

10.4.7 Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs is detected and TCNT is incremented/decremented accordingly. This mode can be set for channels 1, 2, 4, and 5.

When phase counting mode is set, an external clock is selected as the counter input clock and TCNT operates as an up/down-counter regardless of the setting of bits TPSC2 to TPSC0 and bits CKEG1 and CKEG0 in TCR. However, the functions of bits CCLR1 and CCLR0 in TCR, and of TIOR, TIER, and TGR are valid, and input capture/compare match and interrupt functions can be used.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when underflow occurs while TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an indication of whether TCNT is counting up or down.

Table 10.8 shows the correspondence between external clock pins and channels.

Table 10.8 Phase Counting Mode Clock Input Pins

	External Clock Pins	
Channels	A-Phase	B-Phase
When channel 1 or 5 is set to phase counting mode	TCLKA	TCLKB
When channel 2 or 4 is set to phase counting mode	TCLKC	TCLKD

Example of Phase Counting Mode Setting Procedure: Figure 10.28 shows an example of the phase counting mode setting procedure.




Figure 10.28 Example of Phase Counting Mode Setting Procedure

Examples of Phase Counting Mode Operation: In phase counting mode, TCNT counts up or down according to the phase difference between two external clocks. There are four modes, according to the count conditions.

Phase counting mode 1
 Figure 10.29 shows an example of phase counting mode 1 operation, and table 10.9
 summarizes the TCNT up/down-count conditions.




Figure 10.29 Example of Phase Counting Mode 1 Operation

Table 10.9 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Up-count
Low level	7_	
<u></u>	Low level	
7_	High level	
High level	7_	Down-count
Low level		
<u></u>	High level	
7_	Low level	

Legend:

 Phase counting mode 2
Figure 10.30 shows an example of phase counting mode 2 operation, and table 10.10 summarizes the TCNT up/down-count conditions.




Figure 10.30 Example of Phase Counting Mode 2 Operation

Table 10.10 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Don't care
Low level	7_	Don't care
<u></u>	Low level	Don't care
7_	High level	Up-count
High level	7_	Don't care
Low level		Don't care
<u></u>	High level	Don't care
7_	Low level	Down-count

Legend:

Phase counting mode 3

Figure 10.31 shows an example of phase counting mode 3 operation, and table 10.11 summarizes the TCNT up/down-count conditions.




Figure 10.31 Example of Phase Counting Mode 3 Operation

Table 10.11 Up/Down-Count Conditions in Phase Counting Mode 3

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Don't care
Low level	7_	Don't care
<u></u>	Low level	Don't care
7_	High level	Up-count
High level	7_	Down-count
Low level		Don't care
<u></u>	High level	Don't care
7_	Low level	Don't care

Legend:

∃ : Falling edge • Phase counting mode 4

Figure 10.32 shows an example of phase counting mode 4 operation, and table 10.12 summarizes the TCNT up/down-count conditions.




Figure 10.32 Example of Phase Counting Mode 4 Operation

Table 10.12 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	<u>-</u>	Up-count
Low level	7_	
	Low level	Don't care
<u></u>	High level	
High level	7_	Down-count
Low level		
	High level	Don't care
7_	Low level	

Legend:

 Phase Counting Mode Application Example: Figure 10.33 shows an example in which phase counting mode is designated for channel 1, and channel 1 is coupled with channel 0 to input servo motor 2-phase encoder pulses in order to detect the position or speed.

Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to TCLKA and TCLKB.

Channel 0 operates with TCNT counter clearing by TGR0C compare match; TGR0A and TGR0C are used for the compare match function, and are set with the speed control period and position control period. TGR0B is used for input capture, with TGR0B and TGR0D operating in buffer mode. The channel 1 counter input clock is designated as the TGR0B input capture source, and detection of the pulse width of 2-phase encoder 4-multiplication pulses is performed.

TGR1A and TGR1B for channel 1 are designated for input capture, channel 0 TGR0A and TGR0C compare matches are selected as the input capture source, and store the up/down-counter values for the control periods.

This procedure enables accurate position/speed detection to be achieved.




Figure 10.33 Phase Counting Mode Application Example

10.5 Interrupts

10.5.1 Interrupt Sources and Priorities

There are three kinds of TPU interrupt source: TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disabled bit, allowing generation of interrupt request signals to be enabled or disabled individually.

When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, but the priority order within a channel is fixed. For details, see section 5, Interrupt Controller.

Table 10.13 lists the TPU interrupt sources.

Table 10.13 TPU Interrupts

Interrupt Source	Description	DTC Activation	Priority
TGI0A	TGR0A input capture/compare match	Possible	High
TGI0B	TGR0B input capture/compare match	Possible	_ †
TGI0C	TGR0C input capture/compare match	Possible	_
TGI0D	TGR0D input capture/compare match	Possible	_
TCI0V	TCNT0 overflow	Not possible	_
TGI1A	TGR1A input capture/compare match	Possible	_
TGI1B	TGR1B input capture/compare match	Possible	_
TCI1V	TCNT1 overflow	Not possible	_
TCI1U	TCNT1 underflow	Not possible	_
TGI2A	TGR2A input capture/compare match	Possible	_
TGI2B	TGR2B input capture/compare match	Possible	_
TCI2V	TCNT2 overflow	Not possible	_
TCI2U	TCNT2 underflow	Not possible	_
TGI3A	TGR3A input capture/compare match	Possible	_
TGI3B	TGR3B input capture/compare match	Possible	_
TGI3C	TGR3C input capture/compare match	Possible	_
TGI3D	TGR3D input capture/compare match	Possible	_
TCI3V	TCNT3 overflow	Not possible	_
TGI4A	TGR4A input capture/compare match	Possible	_
TGI4B	TGR4B input capture/compare match	Possible	_
TCI4V	TCNT4 overflow	Not possible	_
TCI4U	TCNT4 underflow	Not possible	_
TGI5A	TGR5A input capture/compare match	Possible	_
TGI5B	TGR5B input capture/compare match	Possible	_
TCI5V	TCNT5 overflow	Not possible	_
TCI5U	TCNT5 underflow	Not possible	Low
	TGI0A TGI0B TGI0C TGI0D TCI0V TGI1A TGI1B TCI1V TCI1U TGI2A TGI2B TCI2V TCI2U TGI3A TGI3B TGI3C TGI3D TCI3V TGI4A TGI4B TCI4V TCI4U TGI5A TGI5B TCI4V	TGIOA TGROA input capture/compare match TGIOB TGROB input capture/compare match TGIOC TGROC input capture/compare match TGIOD TGROD input capture/compare match TGIOV TCNTO overflow TGI1A TGR1A input capture/compare match TGI1B TGR1B input capture/compare match TCI1V TCNT1 overflow TGI1U TCNT1 underflow TGI2A TGR2A input capture/compare match TGI2B TGR2B input capture/compare match TGI2V TCNT2 overflow TCI2U TCNT2 underflow TGI3A TGR3A input capture/compare match TGI3B TGR3B input capture/compare match TGI3C TGR3C input capture/compare match TGI3C TGR3D input capture/compare match TGI3V TCNT3 overflow TGI4A TGR4A input capture/compare match TGI4B TGR4B input capture/compare match TGI4B TGR4B input capture/compare match TGI4B TGR4B input capture/compare match TGI4V TCNT4 overflow TCI4V TCNT4 overflow TGI5A TGR5A input capture/compare match TGI5B TGR5B input capture/compare match	TGI0A TGR0A input capture/compare match TGI0B TGR0B input capture/compare match TGI0C TGR0C input capture/compare match TGI0D TGR0D input capture/compare match TGI0D TGR0D input capture/compare match TGI0V TCNT0 overflow TGI1A TGR1A input capture/compare match TGI1B TGR1B input capture/compare match TCI1V TCNT1 overflow TCNT1 underflow TGI2A TGR2A input capture/compare match TGI2B TGR2B input capture/compare match TCI2V TCNT2 overflow TCI2V TCNT2 overflow TCI3A TGR3A input capture/compare match TGI3B TGR3A input capture/compare match TGI3B TGR3B input capture/compare match TGI3C TGR3C input capture/compare match TGI3D TGR3D input capture/compare match TGI3V TCNT3 overflow TGI4A TGR4A input capture/compare match TGI4B TGR4B input capture/compare match TCI4V TCNT4 overflow Not possible TGI4D TGR5A input capture/compare match TGI5A TGR5B input capture/compare match TGI5B TGR5B input capture/compare match TGI5B TGR5B input capture/compare match TGI5B TGR5B input capture/compare match TCI5V TCNT5 overflow Not possible

Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

Input Capture/Compare Match Interrupt: An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. The TPU has 16 input capture/compare match interrupts, four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

Overflow Interrupt: An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The TPU has six overflow interrupts, one for each channel.

Underflow Interrupt: An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The TPU has four underflow interrupts, one each for channels 1, 2, 4, and 5.

10.5.2 DTC Activation

DTC Activation: The DTC can be activated by the TGR input capture/compare match interrupt for a channel. For details, see section 8, Data Transfer Controller (DTC).

A total of 16 TPU input capture/compare match interrupts can be used as DTC activation sources, four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

10.5.3 A/D Converter Activation

The A/D converter can be activated by the TGRA input capture/compare match for a channel.

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel, a request to start A/D conversion is sent to the A/D converter. If the TPU conversion start trigger has been selected on the A/D converter side at this time, A/D conversion is started.

In the TPU, a total of six TGRA input capture/compare match interrupts can be used as A/D converter conversion start sources, one for each channel.

10.6 Operation Timing

10.6.1 Input/Output Timing

TCNT Count Timing: Figure 10.34 shows TCNT count timing in internal clock operation, and figure 10.35 shows TCNT count timing in external clock operation.




Figure 10.34 Count Timing in Internal Clock Operation




Figure 10.35 Count Timing in External Clock Operation

Output Compare Output Timing: A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin. After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Figure 10.36 shows output compare output timing.




Figure 10.36 Output Compare Output Timing

Input Capture Signal Timing: Figure 10.37 shows input capture signal timing.




Figure 10.37 Input Capture Input Signal Timing

Timing for Counter Clearing by Compare Match/Input Capture: Figure 10.38 shows the timing when counter clearing by compare match occurrence is specified, and figure 10.39 shows the timing when counter clearing by input capture occurrence is specified.




Figure 10.38 Counter Clear Timing (Compare Match)




Figure 10.39 Counter Clear Timing (Input Capture)

Buffer Operation Timing: Figures 10.40 and 10.41 show the timing in buffer operation.




Figure 10.40 Buffer Operation Timing (Compare Match)




Figure 10.41 Buffer Operation Timing (Input Capture)

10.6.2 Interrupt Signal Timing

TGF Flag Setting Timing in Case of Compare Match: Figure 10.42 shows the timing for setting of the TGF flag in TSR by compare match occurrence, and TGI interrupt request signal timing.




Figure 10.42 TGI Interrupt Timing (Compare Match)

TGF Flag Setting Timing in Case of Input Capture: Figure 10.43 shows the timing for setting of the TGF flag in TSR by input capture occurrence, and TGI interrupt request signal timing.




Figure 10.43 TGI Interrupt Timing (Input Capture)

TCFV Flag/TCFU Flag Setting Timing: Figure 10.44 shows the timing for setting of the TCFV flag in TSR by overflow occurrence, and TCIV interrupt request signal timing.

Figure 10.45 shows the timing for setting of the TCFU flag in TSR by underflow occurrence, and TCIU interrupt request signal timing.




Figure 10.44 TCIV Interrupt Setting Timing




Figure 10.45 TCIU Interrupt Setting Timing

Status Flag Clearing Timing: After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. When the DTC is activated, the flag is cleared automatically. Figure 10.46 shows the timing for status flag clearing by the CPU, and figure 10.47 shows the timing for status flag clearing by the DTC.




Figure 10.46 Timing for Status Flag Clearing by CPU




Figure 10.47 Timing for Status Flag Clearing by DTC Activation

10.7 **Usage Notes**

Note that the kinds of operation and contention described below occur during TPU operation.

Input Clock Restrictions: The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. The TPU will not operate properly with a narrower pulse width.

In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.48 shows the input clock conditions in phase counting mode.




Figure 10.48 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

Caution on Period Setting: When counter clearing by compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

$$f = \frac{\phi}{(N+1)}$$

Where f : Counter frequency

• Operating frequency

N: TGR set value

Contention between TCNT Write and Clear Operations: If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed.

Figure 10.49 shows the timing in this case.




Figure 10.49 Contention between TCNT Write and Clear Operations

Contention between TCNT Write and Increment Operations: If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes precedence and TCNT is not incremented.

Figure 10.50 shows the timing in this case.




Figure 10.50 Contention between TCNT Write and Increment Operations

Contention between TGR Write and Compare Match: If a compare match occurs in the T2 state of a TGR write cycle, the TGR write takes precedence and the compare match signal is inhibited. A compare match does not occur even if the same value as before is written.

Figure 10.51 shows the timing in this case.




Figure 10.51 Contention between TGR Write and Compare Match

Contention between Buffer Register Write and Compare Match: If a compare match occurs in the T2 state of a TGR write cycle, the data transferred to TGR by the buffer operation will be the data prior to the write.

Figure 10.52 shows the timing in this case.




Figure 10.52 Contention between Buffer Register Write and Compare Match

Contention between TGR Read and Input Capture: If the input capture signal is generated in the T1 state of a TGR read cycle, the data that is read will be the data after input capture transfer.

Figure 10.53 shows the timing in this case.




Figure 10.53 Contention between TGR Read and Input Capture

Contention between TGR Write and Input Capture: If the input capture signal is generated in the T2 state of a TGR write cycle, the input capture operation takes precedence and the write to TGR is not performed.

Figure 10.54 shows the timing in this case.




Figure 10.54 Contention between TGR Write and Input Capture

Contention between Buffer Register Write and Input Capture: If the input capture signal is generated in the T2 state of a buffer write cycle, the buffer operation takes precedence and the write to the buffer register is not performed.

Figure 10.55 shows the timing in this case.




Figure 10.55 Contention between Buffer Register Write and Input Capture

Contention between Overflow/Underflow and Counter Clearing: If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is not set and TCNT clearing takes precedence.

Figure 10.56 shows the operation timing when a TGR compare match is specified as the clearing source, and H'FFFF is set in TGR.




Figure 10.56 Contention between Overflow and Counter Clearing

Contention between TCNT Write and Overflow/Underflow: If there is an up-count or down-count in the T2 state of a TCNT write cycle, and overflow/underflow occurs, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 10.57 shows the operation timing when there is contention between TCNT write and overflow.




Figure 10.57 Contention between TCNT Write and Overflow

Multiplexing of I/O Pins: In the H8S/2646 Group, the TCLKA input pin is multiplexed with the TIOCC0 I/O pin, the TCLKB input pin with the I/O pin, the TCLKC input pin with the TIOCB1 I/O pin, and the TCLKD input pin with the TIOCB2 I/O pin. When an external clock is input, compare match output should not be performed from a multiplexed pin.

Interrupts and Module Stop Mode: If module stop mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be disabled before entering module stop mode.

Interrupt in Subactive Mode/Watch Mode: If subactive mode/watch mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source. Interrupts should therefore be disabled before entering subactive mode/watch mode.

Page 392 of 1126

Section 11 Programmable Pulse Generator (PPG)

11.1 Overview

The H8S/2646 Group has a built-in programmable pulse generator (PPG) that provides pulse outputs by using the 16-bit timer-pulse unit (TPU) as a time base. The PPG pulse outputs are divided into 4-bit groups (group 3 and group 2) that can operate both simultaneously and independently.

11.1.1 Features

PPG features are listed below.

- 8-bit output data
 - Maximum 8-bit data can be output, and output can be enabled on a bit-by-bit basis
- Two output groups
 - Output trigger signals can be selected in 4-bit groups to provide up to two different 4-bit outputs
- Selectable output trigger signals
 - Output trigger signals can be selected for each group from the compare match signals of four TPU channels
- Non-overlap mode
 - A non-overlap margin can be provided between pulse outputs
- Can operate together with the data transfer controller (DTC)
 - The compare match signals selected as output trigger signals can activate the DTC for sequential output of data without CPU intervention
- Settable inverted output
 - Inverted data can be output for each group
- Module stop mode can be set
 - As the initial setting, PPG operation is halted. Register access is enabled by exiting module stop mode

11.1.2 Block Diagram

Figure 11.1 shows a block diagram of the PPG.




Figure 11.1 Block Diagram of PPG

11.1.3 **Pin Configuration**

Table 11.1 summarizes the PPG pins.

Table 11.1 PPG Pins

Name	Symbol	I/O	Function	
Pulse output 8	PO8	Output	Group 2 pulse output	
Pulse output 9	PO9	Output		
Pulse output 10	PO10	Output		
Pulse output 11	PO11	Output		
Pulse output 12	PO12	Output	Group 3 pulse output	
Pulse output 13	PO13	Output		
Pulse output 14	PO14	Output		
Pulse output 15	PO15	Output		

11.1.4 Registers

Table 11.2 summarizes the PPG registers.

Table 11.2 PPG Registers

Name	Abbreviation	R/W	Initial Value	Address*1
PPG output control register	PCR	R/W	H'FF	H'FE26
PPG output mode register	PMR	R/W	H'F0	H'FE27
Next data enable register H	NDERH	R/W	H'00	H'FE28
Next data enable register L*4	NDERL	R/W	H'00	H'FE29
Output data register H	PODRH	R/(W)*2	H'00	H'FE2A
Output data register L	PODRL	R/(W) *2	H'00	H'FE2B
Next data register H	NDRH	R/W	H'00	H'FE2C*3 H'FE2E
Next data register L*4	NDRL	R/W	H'00	H'FE2D*3 H'FE2F
Port 1 data direction register	P1DDR	W	H'00	H'FE30
Module stop control register A	MSTPCRA	R/W	H'3F	H'FDE8

Notes: 1. Lower 16 bits of the address.

- 2. Bits used for pulse output cannot be written to.
- 3. When the same output trigger is selected for pulse output groups 2 and 3 by the PCR setting, the NDRH address is H'FE2C. When the output triggers are different, the NDRH address is H'FE2E for group 2 and H'FE2C for group 3.
 Similarly, when the same output trigger is selected for pulse output groups 0 and 1 by the PCR setting, the NDRL address is H'FE2D. When the output triggers are different, the NDRL address is H'FE2F for group 0 and H'FE2D for group 1.
- 4. The H8S/2646 Group has no pins corresponding to pulse output groups 0 and 1.

Λ

R/W

2

R/W

R/W

11.2 Register Descriptions

R/W

11.2.1 Next Data Enable Registers H and L (NDERH, NDERL)

6

R/W

NDERH

Rit

R/W

DIL .	1	0	5	4	3	2	ı	U
	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
NDERL								
Bit :	7	6	5	4	3	2	1	0
	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0
Initial value :	0	0	0	0	0	0	0	0

3

R/W

NDERH and NDERL are 8-bit readable/writable registers that enable or disable pulse output on a bit-by-bit basis.

R/W

R/W

If a bit is enabled for pulse output by NDERH or NDERL, the NDR value is automatically transferred to the corresponding PODR bit when the TPU compare match event specified by PCR occurs, updating the output value. If pulse output is disabled, the bit value is not transferred from NDR to PODR and the output value does not change.

NDERH and NDERL are each initialized to H'00 by a reset and in hardware standby mode. They are not initialized in software standby mode.

NDERH Bits 7 to 0—Next Data Enable 15 to 8 (NDER15 to NDER8): These bits enable or disable pulse output on a bit-by-bit basis.

Bits 7 to 0 NDER15 to NDER8	Description	
0	Pulse outputs PO15 to PO8 are disabled (NDR15 to NDR transferred to POD15 to POD8)	8 are not (Initial value)
1	Pulse outputs PO15 to PO8 are enabled (NDR15 to NDR8 to POD15 to POD8)	3 are transferred

NDERL Bits 7 to 0—Next Data Enable 7 to 0 (NDER7 to NDER0): These bits enable or disable pulse output on a bit-by-bit basis.

Bits 7 to 0 NDER7 to NDER0	Description	
0	Pulse outputs PO7 to PO0 are disabled (NDR7 to NDR0 are transferred to POD7 to POD0)	e not (Initial value)
1	Pulse outputs PO7 to PO0 are enabled (NDR7 to NDR0 are POD7 to POD0)	transferred to

11.2.2 Output Data Registers H and L (PODRH, PODRL)

PODRH

Bit	:	7	6	5	4	3	2	1	0
		POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/(W)*							

PODRL

Bit	:	7	6	5	4	3	2	1	0
		POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0
Initial val	ue :	0	0	0	0	0	0	0	0
R/W	:	R/(W)*							

Note: * A bit that has been set for pulse output by NDER is read-only.

PODRH and PODRL are 8-bit readable/writable registers that store output data for use in pulse output. However, the H8S/2646 Group has no pins corresponding to PODRL.

11.2.3 Next Data Registers H and L (NDRH, NDRL)

NDRH and NDRL are 8-bit readable/writable registers that store the next data for pulse output. During pulse output, the contents of NDRH and NDRL are transferred to the corresponding bits in PODRH and PODRL when the TPU compare match event specified by PCR occurs. The NDRH and NDRL addresses differ depending on whether pulse output groups have the same output trigger or different output triggers. For details see section 11.2.4, Notes on NDR Access.

NDRH and NDRL are each initialized to H'00 by a reset and in hardware standby mode. They are not initialized in software standby mode.

11.2.4 Notes on NDR Access

The NDRH and NDRL addresses differ depending on whether pulse output groups have the same output trigger or different output triggers.

Same Trigger for Pulse Output Groups: If pulse output groups 2 and 3 are triggered by the same compare match event, the NDRH address is H'FE2C. The upper 4 bits belong to group 3 and the lower 4 bits to group 2. Address H'FE2E consists entirely of reserved bits that cannot be modified and are always read as 1.

Address H'FE2C

Bit	:	7	6	5	4	3	2	1	0
		NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8
Initial valu	e :	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address H'FE2E

Bit	:	7	6	5	4	3	2	1	0
		_		_	_	_		_	_
Initial va	lue :	1	1	1	1	1	1	1	1
R/W	:	_	_	_		_	_	_	_

If pulse output groups 0 and 1 are triggered by the same compare match event, the NDRL address is H'FE2D. The upper 4 bits belong to group 1 and the lower 4 bits to group 0. Address H'FE2F consists entirely of reserved bits that cannot be modified and are always read as 1. However, the H8S/2646 Group has no output pins corresponding to pulse output groups 0 and 1.

Address H'FE2D

Bit	:	7	6	5	4	3	2	1	0
		NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0
Initial value):	0	0	0	0	0	0	0	0
R/W	:	R/W							

Address H'FE2F

Bit	:	7	6	5	4	3	2	1	0
		_	_	_	_	_	_	_	_
Initial valu	ıe:	1	1	1	1	1	1	1	1
R/W	:	_	_	_	_	_	_	_	_

Different Triggers for Pulse Output Groups: If pulse output groups 2 and 3 are triggered by different compare match events, the address of the upper 4 bits in NDRH (group 3) is H'FE2C and the address of the lower 4 bits (group 2) is H'FE2E. Bits 3 to 0 of address H'FE2C and bits 7 to 4 of address H'FE2E are reserved bits that cannot be modified and are always read as 1.

Address H'FE2C

Bit	:	7	6	5	4	3	2	1	0
		NDR15	NDR14	NDR13	NDR12	_	_	_	_
Initial va	lue :	0	0	0	0	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	_	_	_	_

Address H'FE2E

Bit	:	7	6	5	4	3	2	1	0
		_	_	_	_	NDR11	NDR10	NDR9	NDR8
Initial valu	ıe :	1	1	1	1	0	0	0	0
R/W	:	_	_	_		R/W	R/W	R/W	R/W

If pulse output groups 0 and 1 are triggered by different compare match event, the address of the upper 4 bits in NDRL (group 1) is H'FE2D and the address of the lower 4 bits (group 0) is H'FE2F. Bits 3 to 0 of address H'FE2D and bits 7 to 4 of address H'FE2F are reserved bits that cannot be modified and are always read as 1. However, the H8S/2646 Group has no output pins corresponding to pulse output groups 0 and 1.

Address H'FE2D

Bit	:	7	6	5	4	3	2	1	0
		NDR7	NDR6	NDR5	NDR4			1	_
Initial value:		0	0	0	0	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	_	_	_	_

Address H'FE2F

Bit	:	7	6	5	4	3	2	1	0
		_	_	_	_	NDR3	NDR2	NDR1	NDR0
Initial value :		1	1	1	1	0	0	0	0
R/W	:	_	_	_	_	R/W	R/W	R/W	R/W

11.2.5 PPG Output Control Register (PCR)

Bit	:	7	6	5	4	3	2	1	0
		G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CMS0
Initial val	ue:	1	1	1	1	1	1	1	1
R/W	:	R/W							

PCR is an 8-bit readable/writable register that selects output trigger signals for PPG outputs on a group-by-group basis.

PCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 and 6—Group 3 Compare Match Select 1 and 0 (G3CMS1, G3CMS0): These bits select the compare match that triggers pulse output group 3 (pins PO15 to PO12).

Bit 7	Bit 6	Description					
G3CMS1	G3CMS0	Output Trigger for Pulse Output Group 3					
0	0	Compare match in TPU channel 0					
	1	Compare match in TPU channel 1					
1	0	Compare match in TPU channel 2					
	1	Compare match in TPU channel 3	(Initial value)				

Bits 5 and 4—Group 2 Compare Match Select 1 and 0 (G2CMS1, G2CMS0): These bits select the compare match that triggers pulse output group 2 (pins PO11 to PO8).

Bit 5	Bit 4	Description				
G2CMS1	G2CMS0	Output Trigger for Pulse Output Group 2				
0	0	Compare match in TPU channel 0				
	1	Compare match in TPU channel 1				
1	0	Compare match in TPU channel 2				
	1	Compare match in TPU channel 3	(Initial value)			

Bits 3 and 2—Group 1 Compare Match Select 1 and 0 (G1CMS1, G1CMS0): These bits select the compare match that triggers pulse output group 1 (pins PO7 to PO4). However, the H8S/2646 Group has no output pins corresponding to pulse output group 1.

Bit 3	Bit 2	Description					
G1CMS1	G1CMS0	Output Trigger for Pulse Output Group 1					
0	0	Compare match in TPU channel 0					
	1	Compare match in TPU channel 1					
1	0	Compare match in TPU channel 2					
	1	Compare match in TPU channel 3	(Initial value)				

Bits 1 and 0—Group 0 Compare Match Select 1 and 0 (G0CMS1, G0CMS0): These bits select the compare match that triggers pulse output group 0 (pins PO3 to PO0). However, the H8S/2646 Group has no output pins corresponding to pulse output group 0.

Bit 1	Bit 0	Description	scription		
G0CMS1	G0CMS0	Output Trigger for Pulse Output Group 0			
0	0	Compare match in TPU channel 0			
	1	Compare match in TPU channel 1			
1	0	Compare match in TPU channel 2			
	1	Compare match in TPU channel 3	(Initial value)		

11.2.6 PPG Output Mode Register (PMR)

Bit	:	7	6	5	4	3	2	1	0
		G3INV	G2INV	G1INV	G0INV	G3NOV	G2NOV	G1NOV	G0NOV
Initial value	e :	1	1	1	1	0	0	0	0
R/W	:	R/W							

PMR is an 8-bit readable/writable register that selects pulse output inversion and non-overlapping operation for each group.

The output trigger period of a non-overlapping operation PPG output waveform is set in TGRB and the non-overlap margin is set in TGRA. The output values change at compare match A and B.

For details, see section 11.3.4, Non-Overlapping Pulse Output.

PMR is initialized to H'F0 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—Group 3 Inversion (G3INV): Selects direct output or inverted output for pulse output group 3 (pins PO15 to PO12).

Bit 7 G3INV	Description
0	Inverted output for pulse output group 3 (low-level output at pin for a 1 in PODRH)
1	Direct output for pulse output group 3 (high-level output at pin for a 1 in PODRH) (Initial value)

Bit 6—Group 2 Inversion (G2INV): Selects direct output or inverted output for pulse output group 2 (pins PO11 to PO8).

Bit 6 G2INV	Description
0	Inverted output for pulse output group 2 (low-level output at pin for a 1 in PODRH)
1	Direct output for pulse output group 2 (high-level output at pin for a 1 in PODRH) (Initial value)

Bit 5—Group 1 Inversion (G1INV): Selects direct output or inverted output for pulse output group 1 (pins PO7 to PO4). However, the H8S/2646 Group has no pins corresponding to pulse output group 1.

Bit 5 G1INV	Description
0	Inverted output for pulse output group 1 (low-level output at pin for a 1 in PODRL)
1	Direct output for pulse output group 1 (high-level output at pin for a 1 in PODRL) (Initial value)

Bit 4—Group 0 Inversion (G0INV): Selects direct output or inverted output for pulse output group 0 (pins PO3 to PO0). However, the H8S/2646 Group has no pins corresponding to pulse output group 0.

Bit 4 G0INV	Description
0	Inverted output for pulse output group 0 (low-level output at pin for a 1 in PODRL)
1	Direct output for pulse output group 0 (high-level output at pin for a 1 in PODRL) (Initial value)

Bit 3—Group 3 Non-Overlap (G3NOV): Selects normal or non-overlapping operation for pulse output group 3 (pins PO15 to PO12).

Bit 3 G3NOV	Description
0	Normal operation in pulse output group 3 (output values updated at compare match A in the selected TPU channel) (Initial value)
1	Non-overlapping operation in pulse output group 3 (independent 1 and 0 output at compare match A or B in the selected TPU channel)

Bit 2—Group 2 Non-Overlap (G2NOV): Selects normal or non-overlapping operation for pulse output group 2 (pins PO11 to PO8).

Bit 2 G2NOV	Description
0	Normal operation in pulse output group 2 (output values updated at compare match A in the selected TPU channel) (Initial value)
1	Non-overlapping operation in pulse output group 2 (independent 1 and 0 output at compare match A or B in the selected TPU channel)

Bit 1—Group 1 Non-Overlap (G1NOV): Selects normal or non-overlapping operation for pulse output group 1 (pins PO7 to PO4). However, the H8S/2646 Group has no pins corresponding to pulse output group 1.

Bit 1 G1NOV	Description
0	Normal operation in pulse output group 1 (output values updated at compare match A in the selected TPU channel) (Initial value)
1	Non-overlapping operation in pulse output group 1 (independent 1 and 0 output at compare match A or B in the selected TPU channel)

Bit 0—Group 0 Non-Overlap (G0NOV): Selects normal or non-overlapping operation for pulse output group 0 (pins PO3 to PO0). However, the H8S/2646 Group has no pins corresponding to pulse output group 0.

Bit 0 G0NOV	Description
0	Normal operation in pulse output group 0 (output values updated at compare match A in the selected TPU channel) (Initial value)
1	Non-overlapping operation in pulse output group 0 (independent 1 and 0 output at compare match A or B in the selected TPU channel)

11.2.7 **Port 1 Data Direction Register (P1DDR)**

Bit	:	7	6	5	4	3	2	1	0
		P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

P1DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 1.

Port 1 is multiplexed with pins PO15 to PO8. Bits corresponding to pins used for PPG output must be set to 1. For further information about P1DDR, see section 9.2, Port 1.

11.2.8 **Module Stop Control Register A (MSTPCRA)**

Bit	:	7	6	5	4	3	2	1	0
		MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
Initial value	e :	0	0	1	1	1	1	1	1
R/W	:	R/W							

MSTPCRA is a 16-bit readable/writable register that performs module stop mode control.

When the MSTPA3 bit in MSTPCRA is set to 1, PPG operation stops at the end of the bus cycle and a transition is made to module stop mode. Registers cannot be read or written to in module stop mode. For details, see section 22.5, Module Stop Mode.

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. It is not initialized by a manual reset and in software standby mode.

Bit 3—Module Stop (MSTPA3): Specifies the PPG module stop mode.

Bit 3 Description MSTPA3

Jun 10, 2010

0	PPG module stop mode cleared	
1	PPG module stop mode set	(Initial value)

11.3 Operation

11.3.1 Overview

PPG pulse output is enabled when the corresponding bits in P1DDR and NDER are set to 1. In this state the corresponding PODR contents are output.

When the compare match event specified by PCR occurs, the corresponding NDR bit contents are transferred to PODR to update the output values.

Figure 11.2 illustrates the PPG output operation and table 11.3 summarizes the PPG operating conditions.




Figure 11.2 PPG Output Operation

Table 11.3 PPG Operating Conditions

NDER	DDR	Pin Function
0	0	Generic input port
	1	Generic output port
1	0	Generic input port (but the PODR bit is a read-only bit, and when compare match occurs, the NDR bit value is transferred to the PODR bit)
	1	PPG pulse output

Sequential output of data of up to 16 bits is possible by writing new output data to NDR before the next compare match. For details of non-overlapping operation, see section 11.3.4, Non-Overlapping Pulse Output.

11.3.2 Output Timing

If pulse output is enabled, NDR contents are transferred to PODR and output when the specified compare match event occurs. Figure 11.3 shows the timing of these operations for the case of normal output in groups 2 and 3, triggered by compare match A.




Figure 11.3 Timing of Transfer and Output of NDR Contents (Example)

11.3.3 Normal Pulse Output

Sample Setup Procedure for Normal Pulse Output: Figure 11.4 shows a sample procedure for setting up normal pulse output.




Figure 11.4 Setup Procedure for Normal Pulse Output (Example)

Example of Normal Pulse Output (Example of Five-Phase Pulse Output): Figure 11.5 shows an example in which pulse output is used for cyclic five-phase pulse output.




Figure 11.5 Normal Pulse Output Example (Five-Phase Pulse Output)

- [1] Set up the TPU channel to be used as the output trigger channel so that TGRA is an output compare register and the counter will be cleared by compare match A. Set the trigger period in TGRA and set the TGIEA bit in TIER to 1 to enable the compare match A (TGIA) interrupt.
- [2] Write H'F8 in P1DDR and NDERH, and set the G3CMS1, G3CMS0, G2CMS1, and G2CMS0 bits in PCR to select compare match in the TPU channel set up in the previous step to be the output trigger. Write output data H'80 in NDRH.
- [3] The timer counter in the TPU channel starts. When compare match A occurs, the NDRH contents are transferred to PODRH and output. The TGIA interrupt handling routine writes the next output data (H'C0) in NDRH.
- [4] Five-phase overlapping pulse output (one or two phases active at a time) can be obtained subsequently by writing H'40, H'60, H'20, H'30. H'10, H'18, H'08, H'88... at successive TGIA interrupts. If the DTC is set for activation by this interrupt, pulse output can be obtained without imposing a load on the CPU.

11.3.4 Non-Overlapping Pulse Output

Sample Setup Procedure for Non-Overlapping Pulse Output: Figure 11.6 shows a sample procedure for setting up non-overlapping pulse output.




Figure 11.6 Setup Procedure for Non-Overlapping Pulse Output (Example)

Example of Non-Overlapping Pulse Output (Example of Four-Phase Complementary Non-Overlapping Output): Figure 11.7 shows an example in which pulse output is used for four-phase complementary non-overlapping pulse output.




Figure 11.7 Non-Overlapping Pulse Output Example (Four-Phase Complementary)

- [1] Set up the TPU channel to be used as the output trigger channel so that TGRA and TGRB are output compare registers. Set the trigger period in TGRB and the non-overlap margin in TGRA, and set the counter to be cleared by compare match B. Set the TGIEA bit in TIER to 1 to enable the TGIA interrupt.
- [2] Write H'FF in P1DDR and NDERH, and set the G3CMS1, G3CMS0, G2CMS1, and G2CMS0 bits in PCR to select compare match in the TPU channel set up in the previous step to be the output trigger. Set the G3NOV and G2NOV bits in PMR to 1 to select non-overlapping output. Write output data H'95 in NDRH.
- [3] The timer counter in the TPU channel starts. When a compare match with TGRB occurs, outputs change from 1 to 0. When a compare match with TGRA occurs, outputs change from 0 to 1 (the change from 0 to 1 is delayed by the value set in TGRA). The TGIA interrupt handling routine writes the next output data (H'65) in NDRH.
- [4] Four-phase complementary non-overlapping pulse output can be obtained subsequently by writing H'59, H'56, H'95... at successive TGIA interrupts. If the DTC is set for activation by this interrupt, pulse output can be obtained without imposing a load on the CPU.

11.3.5 Inverted Pulse Output

If the G3INV, G2INV, G1INV, and G0INV bits in PMR are cleared to 0, values that are the inverse of the PODR contents can be output.

Figure 11.8 shows the outputs when G3INV and G2INV are cleared to 0, in addition to the settings of figure 11.7.




Figure 11.8 Inverted Pulse Output (Example)

11.3.6 Pulse Output Triggered by Input Capture

Pulse output can be triggered by TPU input capture as well as by compare match. If TGRA functions as an input capture register in the TPU channel selected by PCR, pulse output will be triggered by the input capture signal.

Figure 11.9 shows the timing of this output.




Figure 11.9 Pulse Output Triggered by Input Capture (Example)

11.4 **Usage Notes**

Jun 10, 2010

Operation of Pulse Output Pins: Pins PO8 to PO15 are also used for other peripheral functions such as the TPU. When output by another peripheral function is enabled, the corresponding pins cannot be used for pulse output. Note, however, that data transfer from NDR bits to PODR bits takes place, regardless of the usage of the pins.

Pin functions should be changed only under conditions in which the output trigger event will not occur.

Note on Non-Overlapping Output: During non-overlapping operation, the transfer of NDR bit values to PODR bits takes place as follows.

- NDR bits are always transferred to PODR bits at compare match A.
- At compare match B, NDR bits are transferred only if their value is 0. Bits are not transferred if their value is 1.

Figure 11.10 illustrates the non-overlapping pulse output operation.




Figure 11.10 Non-Overlapping Pulse Output

Therefore, 0 data can be transferred ahead of 1 data by making compare match B occur before compare match A. The NDR contents should not be altered during the interval from compare match B to compare match A (the non-overlap margin).

This can be accomplished by having the TGIA interrupt handling routine write the next data in NDR, or by having the TGIA interrupt activate the DTC. Note, however, that the next data must be written before the next compare match B occurs.

Figure 11.11 shows the timing of this operation.




Figure 11.11 Non-Overlapping Operation and NDR Write Timing

Section 12 Watchdog Timer

12.1 Overview

The H8S/2646 Group has an on-chip watchdog timer with two channels (WDT0, WDT1). The WDT can also generate an internal reset signal for the H8S/2646 Group if a system crash prevents the CPU from writing to the timer counter, allowing it to overflow.

When this watchdog function is not needed, the WDT can be used as an interval timer. In interval timer operation, an interval timer interrupt is generated each time the counter overflows.

12.1.1 Features

WDT features are listed below.

- Switchable between watchdog timer mode and interval timer mode
- An internal reset can be issued if the timer counter overflows.
 In the watchdog timer mode, the WDT can generate an internal reset.
- Interrupt generation when in interval timer mode
 If the counter overflows, the WDT generates an interval timer interrupt.
- WDT0 and WDT1 respectively allow eight and sixteen types of counter input clock to be selected

The maximum interval of the WDT is given as a system clock cycle \times 131072 \times 256.

A subclock may be selected for the input counter of WDT1.

Where a subclock is selected, the maximum interval is given as a subclock cycle \times 256 \times 256.

12.1.2 Block Diagram

Figures 12.1 (a) and 12.1 (b) show a block diagram of the WDT.




Figure 12.1 (a) Block Diagram of WDT0




Figure 12.1 (b) Block Diagram of WDT1

12.1.3 Pin Configuration

There are no pins related to the WDT.

12.1.4 Register Configuration

The WDT has five registers, as summarized in table 12.1. These registers control clock selection, WDT mode switching, and the reset signal.

Table 12.1 WDT Registers


						ress*1
Channel	Name	Abbreviation	R/W	Initial Value	Write*2	Read
0	Timer control/status register 0	TCSR0	R/(W)*3	H'18	H'FF74	H'FF74
	Timer counter 0	TCNT0	R/W	H'00	H'FF74	H'FF75
	Reset control/status register	RSTCSR0	R/(W) *3	H'1F	H'FF76	H'FF77
1	Timer control/status register 1	TCSR1	R/(W) *3	H'00	H'FFA2	H'FFA2
	Timer counter 1	TCNT1	R/W	H'00	H'FFA2	H'FFA3

Notes: 1. Lower 16 bits of the address.

- 2. For details of write operations, see section 12.2.4, Notes on Register Access.
- 3. Only a write of 0 is permitted to bit 7, to clear the flag.

12.2 Register Descriptions

12.2.1 Timer Counter (TCNT)



TCNT is an 8-bit readable/writable* up-counter.

When the TME bit is set to 1 in TCSR, TCNT starts counting pulses generated from the internal clock source selected by bits CKS2 to CKS0 in TCSR. When the count overflows (changes from H'FF to H'00), an internal reset, a NMI interrupt (only WDT1), or an interval timer interrupt (WOVI) is generated, depending on the mode selected by the WT/IT bit in TCSR.

TCNT is initialized to H'00 by a reset, in hardware standby mode, or when the TME bit is cleared to 0. It is not initialized in software standby mode.

Note: * TCNT is write-protected by a password to prevent accidental overwriting. For details see section 12.2.4, Notes on Register Access.

12.2.2 Timer Control/Status Register (TCSR)

TCSR0

Bit	:	7	6	5	4	3	2	1	0
		OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0
Initial value :		0	0	0	1	1	0	0	0
R/W	:	R/(W)*	R/W	R/W	_	_	R/W	R/W	R/W

Note: *Only a 0 may be written to this bit to clear the flag.

TCSR1

Bit	:	7	6	5	4	3	2	1	0
		OVF	WT/ IT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0
Initial value :		0	0	0	0	0	0	0	0
R/W	:	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Only a 0 may be written to this bit to clear the flag.

TCSR is an 8-bit readable/writable* register. Its functions include selecting the clock source to be input to TCNT, and the timer mode.

TCSR0 (TCSR1) is initialized to H'18 (H'00) by a reset and in hardware standby mode. It is not initialized in software standby mode.

Note: * TCSR is write-protected by a password to prevent accidental overwriting. For details see section 12.2.4, Notes on Register Access.

Bit 7—Overflow Flag (OVF): Indicates that TCNT has overflowed from H'FF to H'00.

Bit 7				
OVF	Description			
0	[Clearing conditions] (Initial value)			
	 Cleared when 0 is written to the TME bit (Only applies to WDT1) 			
	 Cleared by reading TCSR when OVF = 1, then writing 0 to OVF 			
1	[Setting condition]			
	When TCNT overflows (changes from H'FF to H'00) When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.			

In interval timer mode, the OVF flag can be cleared in the interval timer interrupt service routine by reading TCSR while OVF = 1, then writing 0 to OVF, in accordance with the OVF flag clearing conditions.

However, if conflict occurs between the OVF flag setting timing and OVF flag read timing when interval timer interrupts are disabled and the OVF flag is polled, it has been found that in some cases the read of OVF = 1 is not recognized.

In this case, the OVF flag clearing conditions can be reliably met by reading the OVF = 1 state two or more times. In the above example, therefore, the OVF = 1 state should be read at least twice before clearing the OVF flag.

Bit 6—Timer Mode Select (WT/IT): Selects whether the WDT is used as a watchdog timer or interval timer. When TCNT overflows, WDT0 issues an internal reset if bit RSTE of the reset control/status register (RSTCSR) is set to 1. In the interval timer mode, WDT0 sends a WOVI interrupt request to the CPU. WDT1, on the other hand, requests a reset or an NMI interrupt from the CPU if the watchdog timer mode is chosen, whereas it requests a WOVI interrupt from the CPU if the interval timer mode is chosen.

WDT0 Mode Select

TCSR0 WT/IT	Description	
0	Interval timer mode: WDT0 requests an interval timer interrupt (WOVI) from the CPU when the TCNT overflows.	(Initial value)
1	Watchdog timer mode: A reset is issued when the TCNT overflows if the RSTCSR is set to 1. *	RSTE bit of

Note: * For details see section 12.2.3, Reset Control/Status Register (RSTCSR).

WDT1 Mode Select

TCSR1 WT/IT	Description	
0	Interval timer mode: WDT1 requests an interval timer interrupt (WOVI) from the CPU when the TCNT overflows.	(Initial value)
1	Watchdog timer mode: WDT1 requests a reset or an NMI interrupt from the CPU when the TCNT overflows.	

Bit 5—Timer Enable (TME): Selects whether TCNT runs or is halted.

Bit 5		
TME	Description	
0	TCNT is initialized to H'00 and halted	(Initial value)
1	TCNT counts	

WDT0 TCSR Bit 4—Reserved Bit: It is always read as 1 and cannot be modified.

WDT1 TCSR Bit 4—Prescaler Select (PSS): This bit is used to select an input clock source for the TCNT of WDT1.

See the descriptions of Clock Select 2 to 0 for details.

Bit 4 PSS	Description	
0	The TCNT counts frequency-division clock pulses of the $\boldsymbol{\varphi}$ based prescaler (PSM).	(Initial value)
1	The TCNT counts frequency-division clock pulses of the ϕ SUB-base (PSS).	ed prescaler

WDT0 TCSR Bit 3—Reserved Bit: It is always read as 1 and cannot be modified.

WDT1 TCSR Bit 3—Reset or NMI (RST/NMI): This bit is used to choose between an internal reset request and an NMI request when the TCNT overflows during the watchdog timer mode.

Bit 3 RTS/NMI	Description	
0	NMI request.	(Initial value)
1	Internal reset request.	

Bits 2 to 0—Clock Select 2 to 0 (CKS2 to CKS0): These bits select one of eight internal clock sources, obtained by dividing the system clock (ϕ) or subclock (ϕ SUB), for input to TCNT.

• WDT0 Input Clock Select

Bit 2 Bit 1		Bit 0	Description				
CKS2	CKS1	CKS0	Clock	Overflow Period* (where φ = 20 MHz)			
0 0		0	φ/2 (initial value)	25.6 µs			
		1	ф/64	819.2 μs			
	1	0	ф/128	1.6 ms			
		1	ф/512	6.6 ms			
1	0	0	ф/2048	26.2 ms			
		1	ф/8192	104.9 ms			
	1	0	ф/32768	419.4 ms			
		1	φ/131072	1.68 s			

Note: * An overflow period is the time interval between the start of counting up from H'00 on the TCNT and the occurrence of a TCNT overflow.

• WDT1 Input Clock Select

				Description	
Bit 4 PSS	Bit 2 CKS2	Bit 1 CKS1	Bit 0 CKS0	Clock	Overflow Period* (where ϕ = 20 MHz) (where ϕ SUB = 32.768 kHz)
0	0	0	0	φ/2 (initial value)	25.6 μs
			1	φ/64	819.2 μs
		1	0	φ/128	1.6 ms
			1	φ/512	6.6 ms
	1	0	0	φ/2048	26.2 ms
			1	φ/8192	104.9 ms
		1	0	φ/32768	419.4 ms
			1	φ/131072	1.68 s
1	0	0	0	φSUB/2	15.6 ms
			1	φSUB/4	31.3 ms
		1	0	φSUB/8	62.5 ms
			1	φSUB/16	125 ms
	1	0	0	φSUB/32	250 ms
			1	φSUB/64	500 ms
		1	0	φSUB/128	1 s
			1	φSUB/256	2 s

Note: * An overflow period is the time interval between the start of counting up from H'00 on the TCNT and the occurrence of a TCNT overflow.

12.2.3 Reset Control/Status Register (RSTCSR)

Bit	:	7	6	5	4	3	2	1	0
		WOVF	RSTE	_	_	_	_	_	_
Initial va	lue :	0	0	0	1	1	1	1	1
R/W	:	R/(W)*	R/W	R/W	_	_	_	_	_

Note: * Can only be written with 0 for flag clearing.

RSTCSR is an 8-bit readable/writable* register that controls the generation of the internal reset signal when TCNT overflows, and selects the type of internal reset signal.

RSTCSR is initialized to H'1F by a reset signal from the \overline{RES} pin, but not by the WDT internal reset signal caused by overflows.

Note: * RSTCSR is write-protected by a password to prevent accidental overwriting. For details see section 12.2.4, Notes on Register Access.

Bit 7—Watchdog Overflow Flag (WOVF): Indicates that TCNT has overflowed (changed from H'FF to H'00) during watchdog timer operation. This bit is not set in interval timer mode.

Bit 7 WOVF	Description	
0	[Clearing condition]	(Initial value)
	Cleared by reading TCSR when WOVF = 1, then writing 0 to WOVF	
1	[Setting condition]	
	Set when TCNT overflows (changed from H'FF to H'00) during watchdo operation	g timer

Bit 6—Reset Enable (RSTE): Specifies whether or not a reset signal is generated in the H8S/2646 Group if TCNT overflows during watchdog timer operation.

Bit 6 RSTE	Description	
0	Reset signal is not generated if TCNT overflows*	(Initial value)
1	Reset signal is generated if TCNT overflows	

Note: *The modules within the H8S/2646 Group are not reset, but TCNT and TCSR within the WDT are reset.

Bit 5—Reserved: Always read as 0. Can only be written with 0.

Bits 4 to 0—Reserved: Always read as 1. Not writable.

12.2.4 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other registers in being more difficult to write to. The procedures for writing to and reading these registers are given below.

Writing to TCNT and TCSR: These registers must be written to by a word transfer instruction. They cannot be written to with byte instructions.

Figure 12.2 shows the format of data written to TCNT and TCSR. TCNT and TCSR both have the same write address. For a write to TCNT, the upper byte of the written word must contain H'5A and the lower byte must contain the write data. For a write to TCSR, the upper byte of the written word must contain H'A5 and the lower byte must contain the write data. This transfers the write data from the lower byte to TCNT or TCSR.




Figure 12.2 Format of Data Written to TCNT and TCSR (WDT0)

Writing to RSTCSR: RSTCSR must be written to by word transfer instruction to address H'FF76. It cannot be written to with byte instructions.

Figure 12.3 shows the format of data written to RSTCSR. The method of writing 0 to the WOVF bit differs from that for writing to the RSTE bits.

To write 0 to the WOVF bit, the write data must have H'A5 in the upper byte and H'00 in the lower byte. This clears the WOVF bit to 0, but has no effect on the RSTE bits. To write to the RSTE bit, the upper byte must contain H'5A and the lower byte must contain the write data. This writes the values in bit 6 of the lower byte into the RSTE bit, but has no effect on the WOVF bit.




Figure 12.3 Format of Data Written to RSTCSR (WDT0)

Reading TCNT, TCSR, and RSTCSR: These registers are read in the same way as other registers. The read addresses are H'FF74 for TCSR, H'FF75 for TCNT, and H'FF77 for RSTCSR.

12.3 Operation

12.3.1 Watchdog Timer Operation

To use the WDT as a watchdog timer, set the WT/IT bit in TCSR and the TME bit to 1. Software must prevent TCNT overflows by rewriting the TCNT value (normally by writing H'00) before overflow occurs. This ensures that TCNT does not overflow while the system is operating normally. If TCNT overflows without being rewritten because of a system malfunction or other error, an internal reset is issued, in the case of WDT0, if the RSTE bit in RSTCSR is set to 1. This is illustrated in figure 12.4 (a).

The internal reset signal is output for 518 states.

If a reset caused by a signal input to the \overline{RES} pin occurs at the same time as a reset caused by a WDT overflow, the \overline{RES} pin reset has priority and the WOVF bit in RSTCSR is cleared to 0.

In the case of WDT1, the chip is reset, or an NMI interrupt request is generated, for 516 system clock periods (516 ϕ) (515 or 516 clock periods when the clock source is ϕ SUB (PSS = 1)). This is illustrated in figure 12.4 (b).

An NMI request from the watchdog timer and an interrupt request from the NMI pin are both treated as having the same vector. So, avoid handling an NMI request from the watchdog timer and an interrupt request from the NMI pin at the same time.




Figure 12.4 (a) WDT0 Watchdog Timer Operation




Figure 12.4 (b) WDT1 Watchdog Timer Operation

12.3.2 Interval Timer Operation

To use the WDT as an interval timer, clear the WT/IT bit in TCSR to 0 and set the TME bit to 1. An interval timer interrupt (WOVI) is generated each time TCNT overflows, provided that the WDT is operating as an interval timer, as shown in figure 12.5. This function can be used to generate interrupt requests at regular intervals.




Figure 12.5 Interval Timer Operation

12.3.3 Timing of Setting Overflow Flag (OVF)

The OVF flag is set to 1 if TCNT overflows during interval timer operation. At the same time, an interval timer interrupt (WOVI) is requested. This timing is shown in figure 12.6.

With WDT1, the OVF bit of the TCSR is set to 1 and a simultaneous NMI interrupt is requested when the TCNT overflows if the NMI request has been chosen in the watchdog timer mode.




Figure 12.6 Timing of Setting of OVF

12.3.4 Timing of Setting of Watchdog Timer Overflow Flag (WOVF)

In the WDT0, the WOVF flag is set to 1 if TCNT overflows during watchdog timer operation. If TCNT overflows while the RSTE bit in RSTCSR is set to 1, an internal reset signal is generated for the entire H8S/2646 Group chip. Figure 12.7 shows the timing in this case.




Figure 12.7 Timing of Setting of WOVF

12.4 Interrupts

During interval timer mode operation, an overflow generates an interval timer interrupt (WOVI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. OVF must be cleared to 0 in the interrupt handling routine.

If an NMI request has been chosen in the watchdog timer mode, an NMI request is generated when a TCNT overflow occurs.

12.5 Usage Notes

12.5.1 Contention between Timer Counter (TCNT) Write and Increment

If a timer counter clock pulse is generated during the T_2 state of a TCNT write cycle, the write takes priority and the timer counter is not incremented. Figure 12.8 shows this operation.




Figure 12.8 Contention between TCNT Write and Increment

12.5.2 Changing Value of PSS and CKS2 to CKS0

If bits PSS and CKS2 to CKS0 in TCSR are written to while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the TME bit to 0) before changing the value of bits PSS and CKS2 to CKS0.

12.5.3 Switching between Watchdog Timer Mode and Interval Timer Mode

If the mode is switched from watchdog timer to interval timer, or vice versa, while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the TME bit to 0) before switching the mode.

12.5.4 Internal Reset in Watchdog Timer Mode

In watchdog timer mode, the H8S/2646 Group will not be reset internally if TCNT overflows while the RSTE bit is cleared to 0. When this module is used as a watchdog timer, the RSTE bit must be set to 1 beforehand.

12.5.5 OVF Flag Clearing in Interval Timer Mode

When the OVF flag setting conflicts with the OVF flag reading in interval timer mode, writing 0 to the OVF bit may not clear the flag even though the OVF bit has been read while it is 1. If there is a possibility that the OVF flag setting and reading will conflict, such as when the OVF flag is polled with the interval timer interrupt disabled, read the OVF bit while it is 1 at least twice before writing 0 to the OVF bit to clear the flag.

Section 13 Serial Communication Interface (SCI)

13.1 Overview

The H8S/2646 Group is equipped with 2 or 3 independent serial communication interface (SCI) channels*. The SCI can handle both asynchronous and clocked synchronous serial communication. A function is also provided for serial communication between processors (multiprocessor communication function).

Note: * Two channels in the H8S/2646, H8S/2646R, and H8S/2645; three channels in the H8S/2648, H8S/2648R, and H8S/2647.

13.1.1 Features

SCI features are listed below.

- Choice of asynchronous or clocked synchronous serial communication mode Asynchronous mode
 - Serial data communication executed using asynchronous system in which synchronization is achieved character by character
 - Serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA)
 - A multiprocessor communication function is provided that enables serial data communication with a number of processors
 - Choice of 12 serial data transfer formats

Data length : 7 or 8 bits Stop bit length : 1 or 2 bits

Parity : Even, odd, or none

Multiprocessor bit : 1 or 0

— Receive error detection: Parity, overrun, and framing errors

— Break detection : Break can be detected by reading the RxD pin level directly in

case of a framing error

Clocked Synchronous mode

Serial data communication synchronized with a clock
 Serial data communication can be carried out with other chips that have a synchronous communication function

— One serial data transfer format

Data length : 8 bits

- Receive error detection: Overrun errors detected
- Full-duplex communication capability
 - The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously
 - Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data
- Choice of LSB-first or MSB-first transfer
 - Can be selected regardless of the communication mode* (except in the case of asynchronous mode 7-bit data)
 - Note: * Descriptions in this section refer to LSB-first transfer.
- On-chip baud rate generator allows any bit rate to be selected
- Choice of serial clock source: internal clock from baud rate generator or external clock from SCK pin
- Four interrupt sources
 - Four interrupt sources transmit-data-empty, transmit-end, receive-data-full, and receive error that can issue requests independently
 - The transmit-data-empty interrupt and receive data full interrupts can activate the data transfer controller (DTC) to execute data transfer
- Module stop mode can be set
 - As the initial setting, SCI operation is halted. Register access is enabled by exiting module stop mode.

13.1.2 Block Diagram

Figure 13.1 shows a block diagram of the SCI.




Figure 13.1 Block Diagram of SCI

13.1.3 Pin Configuration

Table 13.1 shows the serial pins for each SCI channel.

Table 13.1 SCI Pins

Channel	Pin Name	Symbol	I/O	Function
0	Serial clock pin 0	SCK0	I/O	SCI0 clock input/output
	Receive data pin 0	RxD0	Input	SCI0 receive data input
	Transmit data pin 0	TxD0	Output	SCI0 transmit data output
1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/output
	Receive data pin 1	RxD1	Input	SCI1 receive data input
	Transmit data pin 1	TxD1	Output	SCI1 transmit data output
2*	Serial clock pin 2	SCK2	I/O	SCI2 clock input/output
	Receive data pin 2	RxD2	Input	SCI2 receive data input
	Transmit data pin 2	TxD2	Output	SCI2 transmit data output

Notes: Pin names SCK, RxD, and TxD are used in the text for all channels, omitting the channel designation.

^{*} H8S/2648, H8S/2648R, and H8S/2647 only.

13.1.4 Register Configuration

The SCI has the internal registers shown in table 13.2. These registers are used to specify asynchronous mode or clocked synchronous mode, the data format, and the bit rate, and to control transmitter/receiver.

Table 13.2 SCI Registers

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
0	Serial mode register 0	SMR0	R/W	H'00	H'FF78
	Bit rate register 0	BRR0	R/W	H'FF	H'FF79
	Serial control register 0	SCR0	R/W	H'00	H'FF7A
	Transmit data register 0	TDR0	R/W	H'FF	H'FF7B
	Serial status register 0	SSR0	R/(W)*2	H'84	H'FF7C
	Receive data register 0	RDR0	R	H'00	H'FF7D
	Smart card mode register 0	SCMR0	R/W	H'F2	H'FF7E
1	Serial mode register 1	SMR1	R/W	H'00	H'FF80
	Bit rate register 1	BRR1	R/W	H'FF	H'FF81
	Serial control register 1	SCR1	R/W	H'00	H'FF82
	Transmit data register 1	TDR1	R/W	H'FF	H'FF83
	Serial status register 1	SSR1	R/(W)*2	H'84	H'FF84
	Receive data register 1	RDR1	R	H'00	H'FF85
	Smart card mode register 1	SCMR1	R/W	H'F2	H'FF86
2	Serial mode register 2	SMR2	R/W	H'00	H'FF88
(H8S/2648, H8S/2648R.	Bit rate register 2	BRR2	R/W	H'FF	H'FF89
H8S/2647)	Serial control register 2	SCR2	R/W	H'00	H'FF8A
	Transmit data register 2	TDR2	R/W	H'FF	H'FF8B
	Serial status register 2	SSR2	R/(W)*2	H'84	H'FF8C
	Receive data register 2	RDR2	R	H'00	H'FF8D
	Smart card mode register 2	SCMR2	R/W	H'F2	H'FF8E
All	Module stop control register B	MSTPCRB	R/W	H'FF	H'FDE9

Notes: 1. Lower 16 bits of the address.

2. Can only be written with 0 for flag clearing.

13.2 Register Descriptions

13.2.1 Receive Shift Register (RSR)

Bit	:	7	6	5	4	3	2	1	0
R/W			_	_	_	_	_	_	_

RSR is a register used to receive serial data.

The SCI sets serial data input from the RxD pin in RSR in the order received, starting with the LSB (bit 0), and converts it to parallel data. When one byte of data has been received, it is transferred to RDR automatically.

RSR cannot be directly read or written to by the CPU.

13.2.2 Receive Data Register (RDR)

Bit	:	7	6	5	4	3	2	1	0
Initial valu	e :	0	0	0	0	0	0	0	0
R/W	:	R	R	R	R	R	R	R	R

RDR is a register that stores received serial data.

When the SCI has received one byte of serial data, it transfers the received serial data from RSR to RDR where it is stored, and completes the receive operation. After this, RSR is receive-enabled.

Since RSR and RDR function as a double buffer in this way, enables continuous receive operations to be performed.

RDR is a read-only register, and cannot be written to by the CPU.

RDR is initialized to H'00 by a reset, in standby mode, watch mode, subactive mode, and subsleep mode, or module stop mode.

13.2.3 Transmit Shift Register (TSR)

Bit	:	7	6	5	4	3	2	1	0
R/W	:	_		_	_	_	_	_	


TSR is a register used to transmit serial data.

To perform serial data transmission, the SCI first transfers transmit data from TDR to TSR, then sends the data to the TxD pin starting with the LSB (bit 0).

When transmission of one byte is completed, the next transmit data is transferred from TDR to TSR, and transmission started, automatically. However, data transfer from TDR to TSR is not performed if the TDRE bit in SSR is set to 1.

TSR cannot be directly read or written to by the CPU.

13.2.4 Transmit Data Register (TDR)



TDR is an 8-bit register that stores data for serial transmission.

When the SCI detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts serial transmission. Continuous serial transmission can be carried out by writing the next transmit data to TDR during serial transmission of the data in TSR.

TDR can be read or written to by the CPU at all times.

TDR is initialized to H'FF by a reset, in standby mode, watch mode, subactive mode, and subsleep mode, or module stop mode.

13.2.5 Serial Mode Register (SMR)

Bit	:	7	6	5	4	3	2	1	0
		C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SMR is an 8-bit register used to set the SCI's serial transfer format and select the baud rate generator clock source.

SMR can be read or written to by the CPU at all times.

SMR is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—Communication Mode (C/\overline{A}): Selects asynchronous mode or clocked synchronous mode as the SCI operating mode.

Bit 7 C/Ā	Description	
0	Asynchronous mode	(Initial value)
1	Clocked synchronous mode	

Bit 6—Character Length (CHR): Selects 7 or 8 bits as the data length in asynchronous mode. In clocked synchronous mode, a fixed data length of 8 bits is used regardless of the CHR setting.

Bit 6 CHR	Description	
0	8-bit data	(Initial value)
1	7-bit data*	

Note: * When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted, and it is not possible to choose between LSB-first or MSB-first transfer.

Bit 5—Parity Enable (PE): In asynchronous mode, selects whether or not parity bit addition is performed in transmission, and parity bit checking in reception. In clocked synchronous mode with a multiprocessor format, parity bit addition and checking is not performed, regardless of the PE bit setting.

Bit 5 PE	Description	
0	Parity bit addition and checking disabled	(Initial value)
1	Parity bit addition and checking enabled*	

Note: *When the PE bit is set to 1, the parity (even or odd) specified by the O/\overline{E} bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/\overline{E} bit.

Bit 4—Parity Mode (O/\overline{E}) : Selects either even or odd parity for use in parity addition and checking.

The O/\overline{E} bit setting is only valid when the PE bit is set to 1, enabling parity bit addition and checking, in asynchronous mode. The O/\overline{E} bit setting is invalid in clocked synchronous mode, when parity addition and checking is disabled in asynchronous mode, and when a multiprocessor format is used.

Bit 4		
O/Ē	Description	
0	Even parity*1	(Initial value)
1	Odd parity*2	

- Notes: 1. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even.

 In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.
 - 2. When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd.
 In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

Bit 3—Stop Bit Length (STOP): Selects 1 or 2 bits as the stop bit length in asynchronous mode. The STOP bits setting is only valid in asynchronous mode. If clocked synchronous mode is set the STOP bit setting is invalid since stop bits are not added.

Bit 3 STOP	Description	
0	1 stop bit: In transmission, a single 1 bit (stop bit) is added to the end of a transmit character before it is sent.	(Initial value)
1	2 stop bits: In transmission, two 1 bits (stop bits) are added to the end of character before it is sent.	of a transmit

In reception, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1, it is treated as a stop bit; if it is 0, it is treated as the start bit of the next transmit character.

Bit 2—Multiprocessor Mode (MP): Selects multiprocessor format. When multiprocessor format is selected, the PE bit and O/\overline{E} bit parity settings are invalid. The MP bit setting is only valid in asynchronous mode; it is invalid in clocked synchronous mode.

For details of the multiprocessor communication function, see section 13.3.3, Multiprocessor Communication Function.

Bit 2 MP	Description	
0	Multiprocessor function disabled	(Initial value)
1	Multiprocessor format selected	

Bits 1 and 0—Clock Select 1 and 0 (CKS1, CKS0): These bits select the clock source for the baud rate generator. The clock source can be selected from ϕ , $\phi/4$, $\phi/16$, and $\phi/64$, according to the setting of bits CKS1 and CKS0.

For the relation between the clock source, the bit rate register setting, and the baud rate, see section 13.2.8, Bit Rate Register (BRR).

Bit 1 CKS1	Bit 0 CKS0	Description	
0	0	φ clock	(Initial value)
	1	φ/4 clock	
1	0	φ/16 clock	
	1	φ/64 clock	

13.2.6 Serial Control Register (SCR)

Bit	:	7	6	5	4	3	2	1	0
		TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value:		0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR is a register that performs enabling or disabling of SCI transfer operations, serial clock output in asynchronous mode, and interrupt requests, and selection of the serial clock source.

SCR can be read or written to by the CPU at all times.

SCR is initialized to H'00 by a reset and in standby mode.

Bit 7—Transmit Interrupt Enable (TIE): Enables or disables transmit data empty interrupt (TXI) request generation when serial transmit data is transferred from TDR to TSR and the TDRE flag in SSR is set to 1.

Bit 7 TIE	Description	
0	Transmit data empty interrupt (TXI) requests disabled st	(Initial value)
1	Transmit data empty interrupt (TXI) requests enabled	

Note: *TXI interrupt request cancellation can be performed by reading 1 from the TDRE flag, then clearing it to 0, or clearing the TIE bit to 0.

Bit 6—Receive Interrupt Enable (RIE): Enables or disables receive data full interrupt (RXI) request and receive error interrupt (ERI) request generation when serial receive data is transferred from RSR to RDR and the RDRF flag in SSR is set to 1.

Bit 6 RIE	Description
0	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled* (Initial value)
1	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

Note: *RXI and ERI interrupt request cancellation can be performed by reading 1 from the RDRF flag, or the FER, PER, or ORER flag, then clearing the flag to 0, or clearing the RIE bit to 0.

Bit 5—Transmit Enable (TE): Enables or disables the start of serial transmission by the SCI.

Bit 5

TE	Description				
0	Transmission disabled*1	(Initial value)			
1	Transmission enabled*2				

Notes: 1. The TDRE flag in SSR is fixed at 1.

In this state, serial transmission is started when transmit data is written to TDR and the TDRE flag in SSR is cleared to 0.

SMR setting must be performed to decide the transfer format before setting the TE bit to 1.

Bit 4—Receive Enable (RE): Enables or disables the start of serial reception by the SCI.

Bit 4

RE	Description				
0	Reception disabled*1	(Initial value)			
1	Reception enabled*2				

Notes: 1. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which retain their states.

2. Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in clocked synchronous mode.

SMR setting must be performed to decide the transfer format before setting the RE bit to 1.

Bit 3—Multiprocessor Interrupt Enable (MPIE): Enables or disables multiprocessor interrupts. The MPIE bit setting is only valid in asynchronous mode when the MP bit in SMR is set to 1.

The MPIE bit setting is invalid in clocked synchronous mode or when the MP bit is cleared to 0.

Bit 3 MPIE	Description	
0	Multiprocessor interrupts disabled (normal reception performed)	(Initial value)
	[Clearing conditions]	
	 When the MPIE bit is cleared to 0 	
	 When MPB= 1 data is received 	
1	Multiprocessor interrupts enabled*	
	Receive interrupt (RXI) requests, receive error interrupt (ERI) request of the RDRF, FER, and ORER flags in SSR are disabled until data v multiprocessor bit set to 1 is received.	,

Note: *When receive data including MPB = 0 is received, receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and ORER flags in SSR, is not performed. When receive data including MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting is enabled.

Bit 2—Transmit End Interrupt Enable (TEIE): Enables or disables transmit end interrupt (TEI) request generation when there is no valid transmit data in TDR in MSB data transmission.

Bit 2		
TEIE	Description	
0	Transmit end interrupt (TEI) request disabled*	(Initial value)
1	Transmit end interrupt (TEI) request enabled*	

Note: *TEI cancellation can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0 and clearing the TEND flag to 0, or clearing the TEIE bit to 0.

Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0): These bits are used to select the SCI clock source and enable or disable clock output from the SCK pin. The combination of the CKE1 and CKE0 bits determines whether the SCK pin functions as an I/O port, the serial clock output pin, or the serial clock input pin.

The setting of the CKE0 bit, however, is only valid for internal clock operation (CKE1 = 0) in asynchronous mode. The CKE0 bit setting is invalid in clocked synchronous mode, and in the case of external clock operation (CKE1 = 1). Note that the SCI's operating mode must be decided using SMR before setting the CKE1 and CKE0 bits.

For details of clock source selection, see table 13.9.

Bit 1 CKE1	Bit 0 CKE0	Description	
0	0	Asynchronous mode	Internal clock/SCK pin functions as I/O port*1
		Clocked synchronous mode	Internal clock/SCK pin functions as serial clock output*1
	1	Asynchronous mode	Internal clock/SCK pin functions as clock output*2
		Clocked synchronous mode	Internal clock/SCK pin functions as serial clock output
1	0	Asynchronous mode	External clock/SCK pin functions as clock input*3
		Clocked synchronous mode	External clock/SCK pin functions as serial clock input
	1	Asynchronous mode	External clock/SCK pin functions as clock input*3
		Clocked synchronous mode	External clock/SCK pin functions as serial clock input

Notes: 1. Initial value

- 2. Outputs a clock of the same frequency as the bit rate.
- 3. Inputs a clock with a frequency 16 times the bit rate.

13.2.7 Serial Status Register (SSR)

Bit	:	7	6	5	4	3	2	1	0
		TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
Initial value:		1	0	0	0	0	1	0	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Note: * Only 0 can be written, to clear the flag.

SSR is an 8-bit register containing status flags that indicate the operating status of the SCI, and multiprocessor bits.

SSR can be read or written to by the CPU at all times. However, 1 cannot be written to flags TDRE, RDRF, ORER, PER, and FER. Also note that in order to clear these flags they must be read as 1 beforehand. The TEND flag and MPB flag are read-only flags and cannot be modified.

SSR is initialized to H'84 by a reset, in standby mode, watch mode, subactive mode, subsleep mode, or module stop mode.

Bit 7—Transmit Data Register Empty (TDRE): Indicates that data has been transferred from TDR to TSR and the next serial data can be written to TDR.

Bit 7 TDRE	Description					
0	[Clearing conditions]					
	 When 0 is written to TDRE after reading TDRE = 1 					
	 When the DTC is activated by a TXI interrupt and writes data to TDR 					
1	[Setting conditions] (Initial value					
	When the TE bit in SCR is 0					
	 When data is transferred from TDR to TSR and data can be written to TDR 					

Bit 6—Receive Data Register Full (RDRF): Indicates that the received data is stored in RDR.

Bit 6 RDRF	Description	
0	[Clearing conditions]	(Initial value)
	 When 0 is written to RDRF after reading RDRF = 1 	
	When the DTC is activated by an RXI interrupt and reads data from the DTC is activated by an RXI interrupt and reads data from the DTC is activated by an RXI interrupt and reads data from the DTC is activated by an RXI interrupt and reads data from the DTC is activated by an RXI interrupt and reads data from the DTC is activated by an RXI interrupt and reads data from the DTC is activated by an RXI interrupt and reads data from the DTC is activated by an RXI interrupt and reads data from the DTC is activated by an RXI interrupt and reads data from the DTC is activated by an RXI interrupt and reads data from the DTC is activated by an RXI interrupt and reads data from the DTC is activated by an RXI interrupt and reads data from the DTC is activated by an RXI interrupt and reads data from the DTC is activated by the DTC is activate	rom RDR
1	[Setting condition]	
	When serial reception ends normally and receive data is transferred	from RSR to RDR

Note: RDR and the RDRF flag are not affected and retain their previous values when an error is detected during reception or when the RE bit in SCR is cleared to 0.

If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the receive data will be lost.

Bit 5—Overrun Error (ORER): Indicates that an overrun error occurred during reception, causing abnormal termination.

Bit 5 ORER		Description	
0		[Clearing condition]	(Initial value)*1
		When 0 is written to ORER after reading ORER = 1	
1		[Setting condition]	
		When the next serial reception is completed while RDRF = 1^{*2}	
Notes:	1.	The ORER flag is not affected and retains its previous state when the cleared to 0.	RE bit in SCR is
	2.	The receive data prior to the overrun error is retained in RDR, and the subsequently is lost. Also, subsequent serial reception cannot be con ORER flag is set to 1. In clocked synchronous mode, serial transmiss continued, either.	tinued while the

D:+ 0

Bit 4—Framing Error (FER): Indicates that a framing error occurred during reception in asynchronous mode, causing abnormal termination.

Bit 4 FER	Description	
0	[Clearing condition]	(Initial value)*1
	When 0 is written to FER after reading FER = 1	
1	[Setting condition]	
	When the SCI checks whether the stop bit at the end of the recei reception ends, and the stop bit is 0 $^{\ast 2}$	ve data when
Notoc: 1	The EED flog is not affected and retains its provious state when the	o DE hit in SCD is

Notes: 1. The FER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.

2. In 2-stop-bit mode, only the first stop bit is checked for a value of 0; the second stop bit is not checked. If a framing error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the FER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.

Bit 3—Parity Error (PER): Indicates that a parity error occurred during reception using parity addition in asynchronous mode, causing abnormal termination.

PER	Description							
0	[Clearing condition]	(Initial value)*1						
	When 0 is written to PER after reading PER = 1							
1	[Setting condition]							
	When, in reception, the number of 1 bits in the receive data plus the parity bit does not match the parity setting (even or odd) specified by the O/\overline{E} bit in SMR*2							

Notes: 1. The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.

 If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the PER flag is set to
 In clocked synchronous mode, serial transmission cannot be continued, either.

Bit 2—Transmit End (TEND): Indicates that there is no valid data in TDR when the last bit of the transmit character is sent, and transmission has been ended.

The TEND flag is read-only and cannot be modified.

Bit 2 TEND	Description							
0	[Clearing conditions]							
	 When 0 is written to TDRE after reading TDRE = 1 							
	When the DTC is activated by a TXI interrupt and writes data	a to TDR						
1	[Setting conditions]	(Initial value)						
	 When the TE bit in SCR is 0 							
	When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character.							

Bit 1—Multiprocessor Bit (MPB): When reception is performed using multiprocessor format in asynchronous mode, MPB stores the multiprocessor bit in the receive data.

MPB is a read-only bit, and cannot be modified.

Bit 1 MPB	Description						
0	[Clearing condition]	(Initial value)*					
	When data with a 0 multiprocessor bit is received						
1	[Setting condition]						
	When data with a 1 multiprocessor bit is received						

Note: * Retains its previous state when the RE bit in SCR is cleared to 0 with multiprocessor format.

Bit 0—Multiprocessor Bit Transfer (MPBT): When transmission is performed using multiprocessor format in asynchronous mode, MPBT stores the multiprocessor bit to be added to the transmit data.

The MPBT bit setting is invalid when multiprocessor format is not used, when not transmitting, and in clocked synchronous mode.

Bit 0 MPBT	Description	
0	Data with a 0 multiprocessor bit is transmitted	(Initial value)
1	Data with a 1 multiprocessor bit is transmitted	

13.2.8 Bit Rate Register (BRR)

Bit	:	7	6	5	4	3	2	1	0
Initial value	:	1	1	1	1	1	1	1	1
R/W	:	R/W							

BRR is an 8-bit register that sets the serial transmit/receive bit rate in accordance with the baud rate generator operating clock selected by bits CKS1 and CKS0 in SMR.

BRR can be read or written to by the CPU at all times.

BRR is initialized to H'FF by a reset and in standby mode.

As baud rate generator control is performed independently for each channel, different values can be set for each channel.

Table 13.3 shows sample BRR settings in asynchronous mode, and table 13.4 shows sample BRR settings in clocked synchronous mode.

 Table 13.3
 BRR Settings for Various Bit Rates (Asynchronous Mode)

		φ = 4 N	lHz		$\phi = 4.9152 \text{ MHz}$			φ = 5 MHz			$\phi = 6 \text{ MHz}$		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	70	0.03	2	86	0.31	2	88	-0.25	2	106	-0.44	
150	1	207	0.16	1	255	0.00	2	64	0.16	2	77	0.16	
300	1	103	0.16	1	127	0.00	1	129	0.16	1	155	0.16	
600	0	207	0.16	0	255	0.00	1	64	0.16	1	77	0.16	
1200	0	103	0.16	0	127	0.00	0	129	0.16	0	155	0.16	
2400	0	51	0.16	0	63	0.00	0	64	0.16	0	77	0.16	
4800	0	25	0.16	0	31	0.00	0	32	-1.36	0	38	0.16	
9600	0	12	0.16	0	15	0.00	0	15	1.73	0	19	-2.34	
19200	_	_	_	0	7	0.00	0	7	1.73	0	9	-2.34	
31250	0	3	0.00	0	4	-1.70	0	4	0.00	0	5	0.00	
38400	_	_	_	0	3	0.00	0	3	1.73	0	4	-2.34	

	φ = 6.144 MHz				$\phi = 7.3728 \text{ MHz}$			φ = 8 MHz			ϕ = 9.8304 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	108	0.08	2	130	-0.07	2	141	0.03	2	174	-0.26	
150	2	79	0.00	2	95	0.00	2	103	0.16	2	127	0.00	
300	1	159	0.00	1	191	0.00	1	207	0.16	1	255	0.00	
600	1	79	0.00	1	95	0.00	1	103	0.16	1	127	0.00	
1200	0	159	0.00	0	191	0.00	0	207	0.16	0	255	0.00	
2400	0	79	0.00	0	95	0.00	0	103	0.16	0	127	0.00	
4800	0	39	0.00	0	47	0.00	0	51	0.16	0	63	0.00	
9600	0	19	0.00	0	23	0.00	0	25	0.16	0	31	0.00	
19200	0	9	0.00	0	11	0.00	0	12	0.16	0	15	0.00	
31250	0	5	2.40	_	_	_	0	7	0.00	0	9	-1.70	
38400	0	4	0.00	0	5	0.00	_	_	_	0	7	0.00	

		φ = 10 ľ	ИHz		φ = 12 MHz			φ = 12.288 MHz			φ = 14 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	177	-0.25	2	212	0.03	2	217	0.08	2	248	-0.17	
150	2	129	0.16	2	155	0.16	2	159	0.00	2	181	0.16	
300	2	64	0.16	2	77	0.16	2	79	0.00	2	90	0.16	
600	1	129	0.16	1	155	0.16	1	159	0.00	1	181	0.16	
1200	1	64	0.16	1	77	0.16	1	79	0.00	1	90	0.16	
2400	0	129	0.16	0	155	0.16	0	159	0.00	0	181	0.16	
4800	0	64	0.16	0	77	0.16	0	79	0.00	0	90	0.16	
9600	0	32	-1.36	0	38	0.16	0	39	0.00	0	45	-0.93	
19200	0	15	1.73	0	19	-2.34	0	19	0.00	0	22	-0.93	
31250	0	9	0.00	0	11	0.00	0	11	2.40	0	13	0.00	
38400	0	7	1.73	0	9	-2.34	0	9	0.00	_	_	_	

	ф	= 14.745	66 MHz		φ = 16 MHz			φ = 17.2032 MHz			φ = 18 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	3	64	0.70	3	70	0.03	3	75	0.48	3	79	-0.12	
150	2	191	0.00	2	207	0.16	2	223	0.00	2	233	0.16	
300	2	95	0.00	2	103	0.16	2	111	0.00	2	116	0.16	
600	1	191	0.00	1	207	0.16	1	223	0.00	1	233	0.16	
1200	1	95	0.00	1	103	0.16	1	111	0.00	1	116	0.16	
2400	0	191	0.00	0	207	0.16	0	223	0.00	0	233	0.16	
4800	0	95	0.00	0	103	0.16	0	111	0.00	0	116	0.16	
9600	0	47	0.00	0	51	0.16	0	55	0.00	0	58	-0.69	
19200	0	23	0.00	0	25	0.16	0	27	0.00	0	28	1.02	
31250	0	14	-1.70	0	15	0.00	0	16	1.20	0	17	0.00	
38400	0	11	0.00	0	12	0.16	0	13	0.00	0	14	-2.34	

	ф	= 19.6608	3 MHz	φ = 20 MHz				
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)		
110	3	86	0.31	3	88	-0.25		
150	2	255	0.00	3	64	0.16		
300	2	127	0.00	2	129	0.16		
600	1	255	0.00	2	64	0.16		
1200	1	127	0.00	1	129	0.16		
2400	0	255	0.00	1	64	0.16		
4800	0	127	0.00	0	129	0.16		
9600	0	63	0.00	0	64	0.16		
19200	0	31	0.00	0	32	-1.36		
31250	0	19	-1.70	0	19	0.00		
38400	0	15	0.00	0	15	1.73		

Table 13.4 BRR Settings for Various Bit Rates (Clocked Synchronous Mode)

Bit Rate	$\phi = 4 \text{ MHz}$		φ = 8 MHz		φ:	φ = 10 MHz		φ = 16 MHz		φ = 20 MHz	
(bit/s)	n	N	n	N	n	N	n	N	n	N	
110	_	_									
250	2	249	3	124	_	_	3	249			
500	2	124	2	249	_	_	3	124	_	_	
1 k	1	249	2	124	_	_	2	249	_	_	
2.5 k	1	99	1	199	1	249	2	99	2	124	
5 k	0	199	1	99	1	124	1	199	1	249	
10 k	0	99	0	199	0	249	1	99	1	124	
25 k	0	39	0	79	0	99	0	159	0	199	
50 k	0	19	0	39	0	49	0	79	0	99	
100 k	0	9	0	19	0	24	0	39	0	49	
250 k	0	3	0	7	0	9	0	15	0	19	
500 k	0	1	0	3	0	4	0	7	0	9	
1 M	0	0*	0	1			0	3	0	4	
2.5 M					0	0*			0	1	
5 M									0	0*	

Note: As far as possible, the setting should be made so that the error is no more than 1%. Legend:

Blank: Cannot be set.

— : Can be set, but there will be a degree of error.

* : Continuous transfer is not possible.

The BRR setting is found from the following formulas.

Asynchronous mode:

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Clocked synchronous mode:

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Where B: Bit rate (bit/s)

N: BRR setting for band rate generator $(0 \le N \le 255)$

φ: Operating frequency (MHz)

n: Baud rate generator input clock (n = 0 to 3)
(See the table below for the relation between n and the clock.)

		SMR Setting				
n	Clock	CKS1	CKS0			
0	ф	0	0			
1	ф/4	0	1			
2	ф/16	1	0			
3	ф/64	1	1			

The bit rate error in asynchronous mode is found from the following formula:

Error (%) = {
$$\frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1} \times 100$$

Table 13.5 shows the maximum bit rate for each frequency in asynchronous mode. Tables 13.6 and 13.7 show the maximum bit rates with external clock input.

 Table 13.5
 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

φ (MHz)	Maximum Bit Rate (bit/s)	n	N	
4	125000	0	0	
4.9152	153600	0	0	
5	156250	0	0	
6	187500	0	0	
6.144	192000	0	0	
7.3728	230400	0	0	
8	250000	0	0	
9.8304	307200	0	0	
10	312500	0	0	
12	375000	0	0	
12.288	384000	0	0	
14	437500	0	0	
14.7456	460800	0	0	
16	500000	0	0	
17.2032	537600	0	0	
18	562500	0	0	
19.6608	614400	0	0	
20	625000	0	0	

Table 13.6 Maximum Bit Rate with External Clock Input (Asynchronous Mode)

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
4	1.0000	62500
4.9152	1.2288	76800
5	1.2500	78125
6	1.5000	93750
6.144	1.5360	96000
7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250
12	3.0000	187500
12.288	3.0720	192000
14	3.5000	218750
14.7456	3.6864	230400
16	4.0000	250000
17.2032	4.3008	268800
18	4.5000	281250
19.6608	4.9152	307200
20	5.0000	312500

 Table 13.7
 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
4	0.6667	666666.7
6	1.0000	1000000.0
8	1.3333	1333333.3
10	1.6667	1666666.7
12	2.0000	2000000.0
14	2.3333	2333333.3
16	2.6667	2666666.7
18	3.0000	3000000.0
20	3.3333	3333333.3

13.2.9 Smart Card Mode Register (SCMR)

Bit	:	7	6	5	4	3	2	1	0	
		_	_	_	_	SDIR	SINV	_	SMIF	
Initial valu	ie:	1	1	1	1	0	0	1	0	,
R/W	:	_	_	_	_	R/W	R/W	_	R/W	

SCMR selects LSB-first or MSB-first by means of bit SDIR. Except in the case of asynchronous mode 7-bit data, LSB-first or MSB-first can be selected regardless of the serial communication mode. The descriptions in this chapter refer to LSB-first transfer.

For details of the other bits in SCMR, see section 14.2.1, Smart Card Mode Register (SCMR).

SCMR is initialized to H'F2 by a reset and in standby mode.

Bits 7 to 4—Reserved: It is always read as 1 and cannot be modified.

Bit 3—Smart Card Data Transfer Direction (SDIR): Selects the serial/parallel conversion format.

This bit is valid when 8-bit data is used as the transmit/receive format.

Bit 3 SDIR	Description	
0	TDR contents are transmitted LSB-first	(Initial value)
	Receive data is stored in RDR LSB-first	
1	TDR contents are transmitted MSB-first	
	Receive data is stored in RDR MSB-first	

Bit 2—Smart Card Data Invert (SINV): Specifies inversion of the data logic level. The SINV bit does not affect the logic level of the parity bit(s): parity bit inversion requires inversion of the O/\overline{E} bit in SMR.

Bit 2 SINV	Description	
0	TDR contents are transmitted without modification	(Initial value)
	Receive data is stored in RDR without modification	
1	TDR contents are inverted before being transmitted	
	Receive data is stored in RDR in inverted form	

Bit 1—Reserved: It is always read as 1 and cannot be modified.

Bit 0—Smart Card Interface Mode Select (SMIF): When the smart card interface operates as a normal SCI, 0 should be written in this bit.

Bit 0		
SMIF	Description	
0	Operates as normal SCI (smart card interface function disabled)	(Initial value)
1	Smart card interface function enabled	

13.2.10 Module Stop Control Register B (MSTPCRB)

Bit	:	7	6	5	4	3	2	1	0
		MSTPB7	MSTPB6	MSTPB5	MSTPB4	мѕтрвз	MSTPB2	MSTPB1	MSTPB0
Initial value	:	1	1	1	1	1	1	1	1
R/W	:	R/W							

MSTPCRB is an 8-bit readable/writable register that perform module stop mode control.

Setting any of bits MSTPB7 and MSTPB6 to 1 stops SCI0 and SCI1 operating and enter module stop mode on completion of the bus cycle. For details, see section 22.5, Module Stop Mode.

MSTPCRB is initialized to H'FF by a reset and in hardware standby mode. They are not initialized in software standby mode.

Bit 7—Module Stop (MSTPB7): Specifies the SCI0 module stop mode.

Bit 7 MSTPB7	Description	
0	SCI0 module stop mode is cleared	
1	SCI0 module stop mode is set	(Initial value)

Bit 6—Module Stop (MSTPB6): Specifies the SCI1 module stop mode.

Bit 6 MSTPB6	Description	
0	SCI1 module stop mode is cleared	
1	SCI1 module stop mode is set	(Initial value)

Bit 5—Module Stop (MSTPB5): Specifies the SCI2 module stop mode.

Bit 5 MSTPB5	Description	
0	SCI2 module stop mode is cleared	
1	SCI2 module stop mode is set	(Initial value)

Note: H8S/2648, H8S/2648R, and H8S/2647 only.

13.3 Operation

13.3.1 Overview

The SCI can carry out serial communication in two modes: asynchronous mode in which synchronization is achieved character by character, and clocked synchronous mode in which synchronization is achieved with clock pulses.

Selection of asynchronous or clocked synchronous mode and the transmission format is made using SMR as shown in table 13.8. The SCI clock is determined by a combination of the C/\overline{A} bit in SMR and the CKE1 and CKE0 bits in SCR, as shown in table 13.9.

Asynchronous Mode

- Data length: Choice of 7 or 8 bits
- Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bits (the combination of these parameters determines the transfer format and character length)
- Detection of framing, parity, and overrun errors, and breaks, during reception
- Choice of internal or external clock as SCI clock source
 - When internal clock is selected:
 - The SCI operates on the baud rate generator clock and a clock with the same frequency as the bit rate can be output
 - When external clock is selected:
 - A clock with a frequency of 16 times the bit rate must be input (the on-chip baud rate generator is not used)

Clocked Synchronous Mode

- Transfer format: Fixed 8-bit data
- Detection of overrun errors during reception
- Choice of internal or external clock as SCI clock source
 - When internal clock is selected:
 - The SCI operates on the baud rate generator clock and a serial clock is output off-chip
 - When external clock is selected:
 - The on-chip baud rate generator is not used, and the SCI operates on the input serial clock

Table 13.8 SMR Settings and Serial Transfer Format Selection

SMR Settings						SCI Transfer Format				
Bit 7	Bit 6	Bit 2	Bit 5	Bit 3	_ _ Mode	Data	Multi- Processor Bit	Parity Bit	Stop Bit	
C/Ā	СПК	MP	PE	STOP		Length	DIL	ы	Length	
0	0	0	0	0	Asynchronous mode	8-bit data	No	No	1 bit	
				1					2 bits	
			1	0				Yes	1 bit	
				1	_				2 bits	
	1		0	0	_	7-bit data	_	No	1 bit	
				1	_				2 bits	
			1	0				Yes	1 bit	
				1	_				2 bits	
	1	1	_	0	Asynchronous mode (multi- processor format)	8-bit data	Yes	No	1 bit	
			_	1					2 bits	
			_	0		7-bit data			1 bit	
			_	1					2 bits	
1	_	_	_	_	Clocked synchronous mode	8-bit data	No	_	None	

Table 13.9 SMR and SCR Settings and SCI Clock Source Selection

SMR	SCR Setting			SCI Transmit/Receive Clock		
Bit 7	Bit 1 CKE1	Bit 0 CKE0	 Mode	Clock Source	SCK Pin Function	
1	Outputs clock with same frequency as bit rate					
1	0	External	Inputs clock with frequency of 16 times			
	1		the bit rate			
1	0	0	Clocked synchronous mode	Internal	Outputs serial clock	
		1				
	1	0		External	Inputs serial clock	
		1	_			

13.3.2 Operation in Asynchronous Mode

In asynchronous mode, characters are sent or received, each preceded by a start bit indicating the start of communication and stop bits indicating the end of communication. Serial communication is thus carried out with synchronization established on a character-by-character basis.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 13.2 shows the general format for asynchronous serial communication.

In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCI monitors the transmission line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication.

One serial communication character consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally stop bits (high level).

In asynchronous mode, the SCI performs synchronization at the falling edge of the start bit in reception. The SCI samples the data on the 8th pulse of a clock with a frequency of 16 times the length of one bit, so that the transfer data is latched at the center of each bit.




Figure 13.2 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

Data Transfer Format

Table 13.10 shows the data transfer formats that can be used in asynchronous mode. Any of 12 transfer formats can be selected according to the SMR setting.

Table 13.10 Serial Transfer Formats (Asynchronous Mode)

SMR Settings				Serial Transfer Format and Frame Length		
CHR	PE	MP	STOP	1 2 3 4 5 6 7 8 9 10 11 12		
0	0	0	0	S 8-bit data STOP		
0	0	0	1	S 8-bit data STOP STOP		
0	1	0	0	S 8-bit data P STOP		
0	1	0	1	S 8-bit data P STOP STOP		
1	0	0	0	S 7-bit data STOP		
1	0	0	1	S 7-bit data STOP STOP		
1	1	0	0	S 7-bit data P STOP		
1	1	0	1	S 7-bit data P STOP STOP		
0	_	1	0	S 8-bit data MPB STOP		
0	_	1	1	S 8-bit data MPB STOP STOP		
1	_	1	0	S 7-bit data MPB STOP		
1	_	1	1	S 7-bit data MPB STOP STOP		

Legend:

S : Start bit STOP : Stop bit P : Parity bit

MPB : Multiprocessor bit

Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK pin can be selected as the SCI's serial clock, according to the setting of the C/\overline{A} bit in SMR and the CKE1 and CKE0 bits in SCR. For details of SCI clock source selection, see table 13.9.

When an external clock is input at the SCK pin, the clock frequency should be 16 times the bit rate used.

When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 13.3.




Figure 13.3 Relation between Output Clock and Transfer Data Phase (Asynchronous Mode)

Data Transfer Operations

SCI initialization (asynchronous mode): Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as described below.

When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1 and TSR is initialized. Note that clearing the RE bit to 0 does not change the contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR.

When an external clock is used the clock should not be stopped during operation, including initialization, since operation is uncertain.

Figure 13.4 shows a sample SCI initialization flowchart.




Figure 13.4 Sample SCI Initialization Flowchart

Serial data transmission (asynchronous mode): Figure 13.5 shows a sample flowchart for serial transmission.

The following procedure should be used for serial data transmission.




Figure 13.5 Sample Serial Transmission Flowchart

In serial transmission, the SCI operates as described below.

- [1] The SCI monitors the TDRE flag in SSR, and if is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- [2] After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission.

If the TIE bit is set to 1 at this time, a transmit data empty interrupt (TXI) is generated. The serial transmit data is sent from the TxD pin in the following order.

[a] Start bit:

One 0-bit is output.

[b] Transmit data:

8-bit or 7-bit data is output in LSB-first order.

[c] Parity bit or multiprocessor bit:

One parity bit (even or odd parity), or one multiprocessor bit is output.

A format in which neither a parity bit nor a multiprocessor bit is output can also be selected.

[d] Stop bit(s):

One or two 1-bits (stop bits) are output.

[e] Mark state:

1 is output continuously until the start bit that starts the next transmission is sent.

[3] The SCI checks the TDRE flag at the timing for sending the stop bit.

If the TDRE flag is cleared to 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered in which 1 is output continuously. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.

Figure 13.6 shows an example of the operation for transmission in asynchronous mode.




Figure 13.6 Example of Operation in Transmission in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit)

Serial data reception (asynchronous mode): Figure 13.7 shows a sample flowchart for serial reception.

The following procedure should be used for serial data reception.




Figure 13.7 Sample Serial Reception Data Flowchart




Figure 13.7 Sample Serial Reception Data Flowchart (cont)

In serial reception, the SCI operates as described below.

- [1] The SCI monitors the transmission line, and if a 0 start bit is detected, performs internal synchronization and starts reception.
- [2] The received data is stored in RSR in LSB-to-MSB order.
- [3] The parity bit and stop bit are received.

After receiving these bits, the SCI carries out the following checks.

[a] Parity check:

The SCI checks whether the number of 1 bits in the receive data agrees with the parity (even or odd) set in the O/\overline{E} bit in SMR.

[b] Stop bit check:

The SCI checks whether the stop bit is 1.

If there are two stop bits, only the first is checked.

[c] Status check:

The SCI checks whether the RDRF flag is 0, indicating that the receive data can be transferred from RSR to RDR.

If all the above checks are passed, the RDRF flag is set to 1, and the receive data is stored in RDR.

If a receive error* is detected in the error check, the operation is as shown in table 13.11.

Note: * Subsequent receive operations cannot be performed when a receive error has occurred. Also note that the RDRF flag is not set to 1 in reception, and so the error flags must be cleared to 0.

[4] If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive data full interrupt (RXI) request is generated.

Also, if the RIE bit in SCR is set to 1 when the ORER, PER, or FER flag changes to 1, a receive error interrupt (ERI) request is generated.

Table 13.11 Receive Errors and Conditions for Occurrence

Receive Error	Abbreviation	Occurrence Condition	Data Transfer
Overrun error	ORER	When the next data reception is completed while the RDRF flag in SSR is set to 1	Receive data is not transferred from RSR to RDR.
Framing error	FER	When the stop bit is 0	Receive data is transferred from RSR to RDR.
Parity error	PER	When the received data differs from the parity (even or odd) set in SMR	Receive data is transferred from RSR to RDR.

Figure 13.8 shows an example of the operation for reception in asynchronous mode.




Figure 13.8 Example of SCI Operation in Reception (Example with 8-Bit Data, Parity, One Stop Bit)

13.3.3 Multiprocessor Communication Function

The multiprocessor communication function performs serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data, in asynchronous mode. Use of this function enables data transfer to be performed among a number of processors sharing transmission lines.

When multiprocessor communication is carried out, each receiving station is addressed by a unique ID code.

The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station , and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle.

The transmitting station first sends the ID of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added.

The receiving station skips the data until data with a 1 multiprocessor bit is sent.

When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip the data until data with a 1 multiprocessor bit is again received. In this way, data communication is carried out among a number of processors.

Figure 13.9 shows an example of inter-processor communication using the multiprocessor format.

Data Transfer Format

There are four data transfer formats.

When the multiprocessor format is specified, the parity bit specification is invalid.

For details, see table 13.10.

Clock

See the section on asynchronous mode.




Figure 13.9 Example of Inter-Processor Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

Data Transfer Operations

Multiprocessor serial data transmission: Figure 13.10 shows a sample flowchart for multiprocessor serial data transmission.

The following procedure should be used for multiprocessor serial data transmission.




Figure 13.10 Sample Multiprocessor Serial Transmission Flowchart

In serial transmission, the SCI operates as described below.

- [1] The SCI monitors the TDRE flag in SSR, and if is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- [2] After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission.

If the TIE bit in SCR is set to 1 at this time, a transmit data empty interrupt (TXI) is generated. The serial transmit data is sent from the TxD pin in the following order.

[a] Start bit:

One 0-bit is output.

[b] Transmit data:

8-bit or 7-bit data is output in LSB-first order.

[c] Multiprocessor bit

One multiprocessor bit (MPBT value) is output.

[d] Stop bit(s):

One or two 1-bits (stop bits) are output.

[e] Mark state:

1 is output continuously until the start bit that starts the next transmission is sent.

[3] The SCI checks the TDRE flag at the timing for sending the stop bit.

If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the mark state is entered in which 1 is output continuously. If the TEIE bit in SCR is set to 1 at this time, a transmission end interrupt (TEI) request is generated.

Figure 13.11 shows an example of SCI operation for transmission using the multiprocessor format.




Figure 13.11 Example of SCI Operation in Transmission (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

Multiprocessor serial data reception: Figure 13.12 shows a sample flowchart for multiprocessor serial reception.

The following procedure should be used for multiprocessor serial data reception.




Figure 13.12 Sample Multiprocessor Serial Reception Flowchart




Figure 13.12 Sample Multiprocessor Serial Reception Flowchart (cont)

Figure 13.13 shows an example of SCI operation for multiprocessor format reception. Start Data (ID1) Start Stop Data (Data1) Stop bit MPB bit bit **MPB** bit D0 D1 D7 D0 D1 D7 0 Idle state (mark state) **MPIE RDRF RDR** ID1 value MPIE = 0RXI interrupt RDR data read If not this station's ID, RXI interrupt request is request and RDRF flag MPIE bit is set to 1 not generated, and RDR (multiprocessor cleared to 0 in again retains its state interrupt) RXI interrupt generated service routine




Figure 13.13 Example of SCI Operation in Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

13.3.4 Operation in Clocked Synchronous Mode

In clocked synchronous mode, data is transmitted or received in synchronization with clock pulses, making it suitable for high-speed serial communication.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 13.14 shows the general format for clocked synchronous serial communication.




Figure 13.14 Data Format in Synchronous Communication

In clocked synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. Data confirmation is guaranteed at the rising edge of the serial clock.

In clocked serial communication, one character consists of data output starting with the LSB and ending with the MSB. After the MSB is output, the transmission line holds the MSB state.

In clocked synchronous mode, the SCI receives data in synchronization with the rising edge of the serial clock.

Data Transfer Format

A fixed 8-bit data format is used.

No parity or multiprocessor bits are added.

Clock

Either an internal clock generated by the on-chip baud rate generator or an external serial clock input at the SCK pin can be selected, according to the setting of the C/\overline{A} bit in SMR and the CKE1 and CKE0 bits in SCR. For details of SCI clock source selection, see table 13.9.

When the SCI is operated on an internal clock, the serial clock is output from the SCK pin.

Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high. When only receive operations are performed, however, the serial clock is output until an overrun error occurs or the RE bit is cleared to 0. If you want to perform receive operations in units of one character, you should select an external clock as the clock source.

Data Transfer Operations

SCI initialization (clocked synchronous mode): Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as described below.

When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1 and TSR is initialized. Note that clearing the RE bit to 0 does not change the contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR.

Figure 13.15 shows a sample SCI initialization flowchart.




Figure 13.15 Sample SCI Initialization Flowchart

Serial data transmission (clocked synchronous mode): Figure 13.16 shows a sample flowchart for serial transmission.

The following procedure should be used for serial data transmission.




Figure 13.16 Sample Serial Transmission Flowchart

In serial transmission, the SCI operates as described below.

- [1] The SCI monitors the TDRE flag in SSR, and if is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- [2] After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a transmit data empty interrupt (TXI) is generated.

When clock output mode has been set, the SCI outputs 8 serial clock pulses. When use of an external clock has been specified, data is output synchronized with the input clock.

The serial transmit data is sent from the TxD pin starting with the LSB (bit 0) and ending with the MSB (bit 7).

- [3] The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).

 If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
 - If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the MSB (bit 7) is sent, and the TxD pin maintains its state.

If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.

[4] After completion of serial transmission, the SCK pin is fixed high. Figure 13.17 shows an example of SCI operation in transmission.




Figure 13.17 Example of SCI Operation in Transmission

Serial data reception (clocked synchronous mode): Figure 13.18 shows a sample flowchart for serial reception.

The following procedure should be used for serial data reception.

When changing the operating mode from asynchronous to clocked synchronous, be sure to check that the ORER, PER, and FER flags are all cleared to 0.

The RDRF flag will not be set if the FER or PER flag is set to 1, and neither transmit nor receive operations will be possible.




Figure 13.18 Sample Serial Reception Flowchart

In serial reception, the SCI operates as described below.

- [1] The SCI performs internal initialization in synchronization with serial clock input or output.
- [2] The received data is stored in RSR in LSB-to-MSB order.

After reception, the SCI checks whether the RDRF flag is 0 and the receive data can be transferred from RSR to RDR.

If this check is passed, the RDRF flag is set to 1, and the receive data is stored in RDR. If a receive error is detected in the error check, the operation is as shown in table 13.11.

Neither transmit nor receive operations can be performed subsequently when a receive error has been found in the error check.

[3] If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive data full interrupt (RXI) request is generated.

Also, if the RIE bit in SCR is set to 1 when the ORER flag changes to 1, a receive error interrupt (ERI) request is generated.

Figure 13.19 shows an example of SCI operation in reception.




Figure 13.19 Example of SCI Operation in Reception

Simultaneous serial data transmission and reception (clocked synchronous mode): Figure 13.20 shows a sample flowchart for simultaneous serial transmit and receive operations.

The following procedure should be used for simultaneous serial data transmit and receive operations.




Figure 13.20 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations

13.4 SCI Interrupts

The SCI has four interrupt sources: the transmit-end interrupt (TEI) request, receive-error interrupt (ERI) request, receive-data-full interrupt (RXI) request, and transmit-data-empty interrupt (TXI) request. Table 13.12 shows the interrupt sources and their relative priorities. Individual interrupt sources can be enabled or disabled with the TIE, RIE, and TEIE bits in the SCR. Each kind of interrupt request is sent to the interrupt controller independently.

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt can activate the DTC to perform data transfer. The TDRE flag is cleared to 0 automatically when data transfer is performed by the DTC. The DTC cannot be activated by a TEI interrupt request.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt can activate the DTC to perform data transfer. The RDRF flag is cleared to 0 automatically when data transfer is performed by the DTC. The DTC cannot be activated by an ERI interrupt request.

Table 13.12 SCI Interrupt Sources

Channel	Interrupt Source	Description	DTC Activation	Priority*
0	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible	High
	RXI	Interrupt due to receive data full state (RDRF)	Possible	- ↑
	TXI	Interrupt due to transmit data empty state (TDRE)	Possible	-
	TEI	Interrupt due to transmission end (TEND)	Not possible	-
1	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible	-
	RXI	Interrupt due to receive data full state (RDRF)	Possible	-
	TXI	Interrupt due to transmit data empty state (TDRE)	Possible	-
	TEI	Interrupt due to transmission end (TEND)	Not possible	-
2	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible	-
(H8S/2648, H8S/2648R,	RXI	Interrupt due to receive data full state (RDRF)	Possible	-
H8S/2647)	TXI	Interrupt due to transmit data empty state (TDRE)	Possible	_
	TEI	Interrupt due to transmission end (TEND)	Not possible	Low

Note: *This table shows the initial state immediately after a reset. Relative priorities among channels can be changed by means of the interrupt controller.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1. The TEND flag is cleared at the same time as the TDRE flag. Consequently, if a TEI interrupt and a

TXI interrupt are requested simultaneously, the TXI interrupt may have priority for acceptance, with the result that the TDRE and TEND flags are cleared. Note that the TEI interrupt will not be accepted in this case.

13.5 Usage Notes

The following points should be noted when using the SCI.

Relation between Writes to TDR and the TDRE Flag

The TDRE flag in SSR is a status flag that indicates that transmit data has been transferred from TDR to TSR. When the SCI transfers data from TDR to TSR, the TDRE flag is set to 1.

Data can be written to TDR regardless of the state of the TDRE flag. However, if new data is written to TDR when the TDRE flag is cleared to 0, the data stored in TDR will be lost since it has not yet been transferred to TSR. It is therefore essential to check that the TDRE flag is set to 1 before writing transmit data to TDR.

Operation when Multiple Receive Errors Occur Simultaneously

If a number of receive errors occur at the same time, the state of the status flags in SSR is as shown in table 13.13. If there is an overrun error, data is not transferred from RSR to RDR, and the receive data is lost.

Table 13.13 State of SSR Status Flags and Transfer of Receive Data

SSR Status Flags				Receive Data Transfer		
RDRF	ORER	FER	PER	RSR to RDR	Receive Error Status	
1	1	0	0	X	Overrun error	
0	0	1	0	0	Framing error	
0	0	0	1	0	Parity error	
1	1	1	0	X	Overrun error + framing error	
1	1	0	1	X	Overrun error + parity error	
0	0	1	1	0	Framing error + parity error	
1	1	1	1	Х	Overrun error + framing error + parity error	

Legend:

: Receive data is transferred from RSR to RDR.

X: Receive data is not transferred from RSR to RDR.

Break Detection and Processing (Asynchronous Mode Only): When framing error (FER) detection is performed, a break can be detected by reading the RxD pin value directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag is set, and the parity error flag (PER) may also be set.

Note that, since the SCI continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

Sending a Break (**Asynchronous Mode Only**): The TxD pin has a dual function as an I/O port whose direction (input or output) is determined by DR and DDR. This can be used to send a break.

Between serial transmission initialization and setting of the TE bit to 1, the mark state is replaced by the value of DR (the pin does not function as the TxD pin until the TE bit is set to 1). Consequently, DDR and DR for the port corresponding to the TxD pin are first set to 1.

To send a break during serial transmission, first clear DR to 0, then clear the TE bit to 0.

When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TxD pin becomes an I/O port, and 0 is output from the TxD pin.

Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only):

Transmission cannot be started when a receive error flag (ORER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission.

Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.

Receive Data Sampling Timing and Reception Margin in Asynchronous Mode:

In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the transfer rate.

In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock. This is illustrated in figure 13.21.




Figure 13.21 Receive Data Sampling Timing in Asynchronous Mode

Thus the reception margin in asynchronous mode is given by formula (1) below.

$$M = |(0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F)| \times 100\%$$

... Formula (1)

Where M: Reception margin (%)

N: Ratio of bit rate to clock (N = 16)

D : Clock duty (D = 0 to 1.0) L : Frame length (L = 9 to 12)

F: Absolute value of clock rate deviation

Assuming values of F = 0 and D = 0.5 in formula (1), a reception margin of 46.875% is given by formula (2) below.

When D = 0.5 and F = 0,

$$M = (0.5 - \frac{1}{2 \times 16}) \times 100\%$$
= 46.875% ... Formula (2)

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.

Restrictions on Use of DTC

- When an external clock source is used as the serial clock, the transmit clock should not be input until at least 5 φ clock cycles after TDR is updated by the DTC. Misoperation may occur if the transmit clock is input within 4 φ clocks after TDR is updated. (Figure 13.22)
- When RDR is read by the DTC, be sure to set the activation source to the relevant SCI reception end interrupt (RXI).




Figure 13.22 Example of Clocked Synchronous Transmission by DTC

Operation in Case of Mode Transition

Transmission

Operation should be stopped (by clearing TE, TIE, and TEIE to 0) before making a module stop mode, software standby mode, watch mode, subactive mode, or subsleep mode transition. TSR, TDR, and SSR are reset. The output pin states in module stop mode, software standby mode, watch mode, subactive mode, or subsleep mode depend on the port settings, and becomes high-level output after the relevant mode is cleared. If a transition is made during transmission, the data being transmitted will be undefined. When transmitting without changing the transmit mode after the relevant mode is cleared, transmission can be started by setting TE to 1 again, and performing the following sequence: SSR read \rightarrow TDR write \rightarrow TDRE clearance. To transmit with a different transmit mode after clearing the relevant mode, the procedure must be started again from initialization. Figure 13.23 shows a sample flowchart for mode transition during transmission. Port pin states are shown in figures 13.24 and 13.25. Operation should also be stopped (by clearing TE, TIE, and TEIE to 0) before making a transition from transmission by DTC transfer to module stop mode, software standby mode, watch mode, subacti\ve mode, or subsleep mode transition. To perform transmission with the DTC after the relevant mode is cleared, setting TE and TIE to 1 will set the TXI flag and start DTC transmission.

Reception

Receive operation should be stopped (by clearing RE to 0) before making a module stop mode, software standby mode, watch mode, subactive mode, or subsleep mode transition. RSR, RDR, and SSR are reset. If a transition is made without stopping operation, the data being received will be invalid.

To continue receiving without changing the reception mode after the relevant mode is cleared, set RE to 1 before starting reception. To receive with a different receive mode, the procedure must be started again from initialization.

Figure 13.26 shows a sample flowchart for mode transition during reception.




Figure 13.23 Sample Flowchart for Mode Transition during Transmission




Figure 13.24 Asynchronous Transmission Using Internal Clock




Figure 13.25 Synchronous Transmission Using Internal Clock




Figure 13.26 Sample Flowchart for Mode Transition during Reception

Switching from SCK Pin Function to Port Pin Function

• Problem in Operation

When switching the SCK pin function to the output port function (high-level output) by making the following settings while DDR = 1, DR = 1, C/\overline{A} = 1, CKE1 = 0, CKE0 = 0, and TE = 1 (synchronous mode), low-level output occurs for one half-cycle.

- 1. End of serial data transmission
- 2. TE bit = 0
- 3. C/\overline{A} bit = 0 ... switchover to port output
- 4. Occurrence of low-level output (see figure 13.27)




Figure 13.27 Operation when Switching from SCK Pin Function to Port Pin Function

• Sample Procedure for Avoiding Low-Level Output

As this sample procedure temporarily places the SCK pin in the input state, the SCK/port pin should be pulled up beforehand with an external circuit.

With DDR = 1, DR = 1, C/\overline{A} = 1, CKE1 = 0, CKE0 = 0, and TE = 1, make the following settings in the order shown.

- 1. End of serial data transmission
- 2. TE bit = 0
- 3. CKE1 bit = 1
- 4. C/\overline{A} bit = 0 ... switchover to port output
- 5. CKE1 bit = 0




Figure 13.28 Operation when Switching from SCK Pin Function to Port Pin Function (Example of Preventing Low-Level Output)

Section 14 Smart Card Interface

14.1 Overview

SCI supports an IC card (Smart Card) interface conforming to ISO/IEC 7816-3 (Identification Card) as a serial communication interface extension function.

Switching between the normal serial communication interface and the Smart Card interface is carried out by means of a register setting.

14.1.1 Features

Features of the Smart Card interface supported by the H8S/2646 Group are as follows.

- Asynchronous mode
 - Data length: 8 bits
 - Parity bit generation and checking
 - Transmission of error signal (parity error) in receive mode
 - Error signal detection and automatic data retransmission in transmit mode
 - Direct convention and inverse convention both supported
- On-chip baud rate generator allows any bit rate to be selected
- Three interrupt sources
 - Three interrupt sources (transmit data empty, receive data full, and transmit/receive error) that can issue requests independently
 - The transmit data empty interrupt and receive data full interrupt can activate the data transfer controller (DTC) to execute data transfer

14.1.2 Block Diagram

Figure 14.1 shows a block diagram of the Smart Card interface.




Figure 14.1 Block Diagram of Smart Card Interface

14.1.3 Pin Configuration

Table 14.1 shows the Smart Card interface pin configuration.

Table 14.1 Smart Card Interface Pins

Channel	Pin Name	Symbol	I/O	Function
0	Serial clock pin 0	SCK0	I/O	SCI0 clock input/output
	Receive data pin 0	RxD0	Input	SCI0 receive data input
	Transmit data pin 0	TxD0	Output	SCI0 transmit data output
1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/output
	Receive data pin 1	RxD1	Input	SCI1 receive data input
	Transmit data pin 1	TxD1	Output	SCI1 transmit data output
2 (H8S/2648, H8S/2648R,	Serial clock pin 2	SCK2	I/O	SCI2 clock input/output
	Receive data pin 2	RxD2	Input	SCI2 receive data input
H8S/2647)	Transmit data pin 2	TxD2	Output	SCI2 transmit data output

14.1.4 Register Configuration

Table 14.2 shows the registers used by the Smart Card interface. Details of SMR, BRR, SCR, TDR, RDR, and MSTPCR are the same as for the normal SCI function: see the register descriptions in section 13, Serial Communication Interface (SCI).

Table 14.2 Smart Card Interface Registers

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
0	Serial mode register 0	SMR0	R/W	H'00	H'FF78
	Bit rate register 0	BRR0	R/W	H'FF	H'FF79
	Serial control register 0	SCR0	R/W	H'00	H'FF7A
	Transmit data register 0	TDR0	R/W	H'FF	H'FF7B
	Serial status register 0	SSR0	R/(W)*2	H'84	H'FF7C
	Receive data register 0	RDR0	R	H'00	H'FF7D
	Smart card mode register 0	SCMR0	R/W	H'F2	H'FF7E
1	Serial mode register 1	SMR1	R/W	H'00	H'FF80
	Bit rate register 1	BRR1	R/W	H'FF	H'FF81
	Serial control register 1	SCR1	R/W	H'00	H'FF82
	Transmit data register 1	TDR1	R/W	H'FF	H'FF83
	Serial status register 1	SSR1	R/(W)*2	H'84	H'FF84
	Receive data register 1	RDR1	R	H'00	H'FF85
	Smart card mode register 1	SCMR1	R/W	H'F2	H'FF86
2	Serial mode register 2	SMR2	R/W	H'00	H'FF88
(H8S/2648, H8S/2648R.	Bit rate register 2	BRR2	R/W	H'FF	H'FF89
H8S/2647)	Serial control register 2	SCR2	R/W	H'00	H'FF8A
	Transmit data register 2	TDR2	R/W	H'FF	H'FF8B
	Serial status register 2	SSR2	R/(W)*2	H'84	H'FF8C
	Receive data register 2	RDR2	R	H'00	H'FF8D
	Smart card mode register 2	SCMR2	R/W	H'F2	H'FF8E
All	Module stop control register I	B MSTPCRB	R/W	H'FF	H'FDE9

Notes: 1. Lower 16 bits of the address.

2. Can only be written with 0 for flag clearing.

14.2 Register Descriptions

Registers added with the Smart Card interface and bits for which the function changes are described here.

14.2.1 Smart Card Mode Register (SCMR)

Bit	:	7	6	5	4	3	2	1	0
		_	_	_	_	SDIR	SINV	_	SMIF
Initial value	е:	1	1	1	1	0	0	1	0
R/W	:	_	_	_	_	R/W	R/W	_	R/W

SCMR is an 8-bit readable/writable register that selects the Smart Card interface function.

SCMR is initialized to H'F2 by a reset and in standby mode.

Bits 7 to 4—Reserved: It is always read as 1 and cannot be modified.

Bit 3—Smart Card Data Transfer Direction (SDIR): Selects the serial/parallel conversion format.

Bit 3 SDIR	Description	
0	TDR contents are transmitted LSB-first	(Initial value)
	Receive data is stored in RDR LSB-first	
1	TDR contents are transmitted MSB-first	
	Receive data is stored in RDR MSB-first	

Bit 2—Smart Card Data Invert (SINV): Specifies inversion of the data logic level. This function is used together with the SDIR bit for communication with an inverse convention card. The SINV bit does not affect the logic level of the parity bit. For parity-related setting procedures, see section 14.3.4, Register Settings.

Bit 2 SINV	Description	
0	TDR contents are transmitted as they are	(Initial value)
	Receive data is stored as it is in RDR	
1	TDR contents are inverted before being transmitted	
	Receive data is stored in inverted form in RDR	

Bit 1—Reserved: It is always read as 1 and cannot be modified.

Bit 0—Smart Card Interface Mode Select (SMIF): Enables or disables the Smart Card interface function.

Bit 0 SMIF	Description	
0	Smart Card interface function is disabled	(Initial value)
1	Smart Card interface function is enabled	

14.2.2 Serial Status Register (SSR)

Bit	:	7	6	5	4	3	2	1	0
		TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT
Initial va	lue :	1	0	0	0	0	1	0	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Note: * Only 0 can be written, to clear these flags.

Bit 4 of SSR has a different function in Smart Card interface mode. Coupled with this, the setting conditions for bit 2, TEND, are also different.

Bits 7 to 5—Operate in the same way as for the normal SCI. For details, see section 13.2.7, Serial Status Register (SSR).

Bit 4—Error Signal Status (ERS): In Smart Card interface mode, bit 4 indicates the status of the error signal sent back from the receiving end in transmission. Framing errors are not detected in Smart Card interface mode.

Bit 4 ERS	Description	
0	Normal reception, with no error signal	(Initial value)
	[Clearing conditions]	
	 Upon reset, and in standby mode or module stop mode 	
	 When 0 is written to ERS after reading ERS = 1 	
1	Error signal sent from receiver indicating detection of parity error	
	[Setting condition]	
	When the low level of the error signal is sampled	

Note: Clearing the TE bit in SCR to 0 does not affect the ERS flag, which retains its previous state.

Rit 2

Bits 3 to 0—Operate in the same way as for the normal SCI. For details, see section 13.2.7, Serial Status Register (SSR).

However, the setting conditions for the TEND bit, are as shown below.

TEND	Description
0	Transmission is in progress
	[Clearing conditions] (Initial value)
	 When 0 is written to TDRE after reading TDRE = 1
	 When the DTC is activated by a TXI interrupt and write data to TDR
1	Transmission has ended [Setting conditions]
	Upon reset, and in standby mode or module stop mode
	 When the TE bit in SCR is 0 and the ERS bit is also 0
	 When TDRE = 1 and ERS = 0 (normal transmission) 2.5 etu after transmission of a 1-byte serial character when GM = 0 and BLK = 0
	 When TDRE = 1 and ERS = 0 (normal transmission) 1.5 etu after transmission of a 1-byte serial character when GM = 0 and BLK = 1
	 When TDRE = 1 and ERS = 0 (normal transmission) 1.0 etu after transmission of a 1-byte serial character when GM = 1 and BLK = 0
	 When TDRE = 1 and ERS = 0 (normal transmission) 1.0 etu after transmission of a 1-byte serial character when GM = 1 and BLK = 1

14.2.3 Serial Mode Register (SMR)

Bit	:	7	6	5	4	3	2	1	0
		GM	BLK	PE	O/E	BCP1	BCP0	CKS1	CKS0
Initial va	ılue :	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: When the smart card interface is used, be sure to make the 1 setting shown for bit 5.

The function of bits 7, 6, 3, and 2 of SMR changes in Smart Card interface mode.

Bit 7—GSM Mode (GM): Sets the smart card interface function to GSM mode.

This bit is cleared to 0 when the normal smart card interface is used. In GSM mode, this bit is set to 1, the timing of setting of the TEND flag that indicates transmission completion is advanced and clock output control mode addition is performed. The contents of the clock output control mode addition are specified by bits 1 and 0 of the serial control register (SCR).

Bit 7 GM	Description
0	Normal smart card interface mode operation (Initial value)
	 TEND flag generation 12.5 etu (11.5 etu in block transfer mode) after beginning of start bit
	Clock output ON/OFF control only
1	GSM mode smart card interface mode operation
	 TEND flag generation 11.0 etu after beginning of start bit
	 High/low fixing control possible in addition to clock output ON/OFF control (set by SCR)

Note: etu: Elementary time unit (time for transfer of 1 bit)

Bit 6—Block Transfer Mode (BLK): Selects block transfer mode.

Bit 6 BLK	Description
0	Normal Smart Card interface mode operation
	Error signal transmission/detection and automatic data retransmission performed
	TXI interrupt generated by TEND flag
	 TEND flag set 12.5 etu after start of transmission (11.0 etu in GSM mode)
1	Block transfer mode operation
	 Error signal transmission/detection and automatic data retransmission not performed
	TXI interrupt generated by TDRE flag
	 TEND flag set 11.5 etu after start of transmission (11.0 etu in GSM mode)

Note: etu: Elementury time unit (time for transfer of 1 bit)

Bits 3 and 2—Basic Clock Pulse 1 and 0 (BCP1, BCP0): These bits specify the number of basic clock periods in a 1-bit transfer interval on the Smart Card interface.

Bit 3 BCP1	Bit 2 BCP0	Description	
0	1	32 clock periods	(Initial value)
	0	64 clock periods	
1	1	372 clock periods	
	0	256 clock periods	

Bits 5, 4, 1, and 0: Operate in the same way as for the normal SCI. For details, see section 13.2.5, Serial Mode Register (SMR).

Jun 10, 2010

14.2.4 Serial Control Register (SCR)

Bit	:	7	6	5	4	3	2	1	0
		TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial va	alue :	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

In smart card interface mode, the function of bits 1 and 0 of SCR changes when bit 7 of the serial mode register (SMR) is set to 1.

Bits 7 to 2—Operate in the same way as for the normal SCI. For details, see section 13.2.6, Serial Control Register (SCR).

Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0): These bits are used to select the SCI clock source and enable or disable clock output from the SCK pin.

In smart card interface mode, in addition to the normal switching between clock output enabling and disabling, the clock output can be specified as to be fixed high or low.

SCMR	SMR	SC	R Setting					
SMIF	C/A, GM	CKE1	CKE0	SCK Pin Function				
0	See the SC	Cl						
1	0	0	0	Operates as port I/O pin				
1	0	0	1	Outputs clock as SCK output pin				
1	1	0	0	Operates as SCK output pin, with output fixed low				
1	1	0	1	Outputs clock as SCK output pin				
1	1	1	0	Operates as SCK output pin, with output fixed high				
1	1	1	1	Outputs clock as SCK output pin				

14.3 Operation

14.3.1 Overview

The main functions of the Smart Card interface are as follows.

- One frame consists of 8-bit data plus a parity bit.
- In transmission, a guard time of at least 2 etu (Elementary time unit: the time for transfer of 1 bit) is left between the end of the parity bit and the start of the next frame.
- If a parity error is detected during reception, a low error signal level is output for one etu period, 10.5 etu after the start bit.
- If the error signal is sampled during transmission, the same data is transmitted automatically after the elapse of 2 etu or longer. (except in block transfer mode)
- Only asynchronous communication is supported; there is no clocked synchronous communication function.

14.3.2 Pin Connections

Figure 14.2 shows a schematic diagram of Smart Card interface related pin connections.

In communication with an IC card, since both transmission and reception are carried out on a single data transmission line, the TxD pin and RxD pin should be connected with the LSI pin. The data transmission line should be pulled up to the V_{CC} power supply with a resistor.

When the clock generated on the Smart Card interface is used by an IC card, the SCK pin output is input to the CLK pin of the IC card. No connection is needed if the IC card uses an internal clock.

LSI port output is used as the reset signal.

Other pins must normally be connected to the power supply or ground.




Figure 14.2 Schematic Diagram of Smart Card Interface Pin Connections

Note: If an IC card is not connected, and the TE and RE bits are both set to 1, closed transmission/reception is possible, enabling self-diagnosis to be carried out.

14.3.3 Data Format

Normal Transfer Mode: Figure 14.3 shows the normal Smart Card interface data format. In reception in this mode, a parity check is carried out on each frame, and if an error is detected an error signal is sent back to the transmitting end, and retransmission of the data is requested. If an error signal is sampled during transmission, the same data is retransmitted.




Figure 14.3 Normal Smart Card Interface Data Format

The operation sequence is as follows.

- [1] When the data line is not in use it is in the high-impedance state, and is fixed high with a pull-up resistor.
- [2] The transmitting station starts transfer of one frame of data. The data frame starts with a start bit (Ds, low-level), followed by 8 data bits (D0 to D7) and a parity bit (Dp).
- [3] With the Smart Card interface, the data line then returns to the high-impedance state. The data line is pulled high with a pull-up resistor.

- [4] The receiving station carries out a parity check.
 - If there is no parity error and the data is received normally, the receiving station waits for reception of the next data.
 - If a parity error occurs, however, the receiving station outputs an error signal (DE, low-level) to request retransmission of the data. After outputting the error signal for the prescribed length of time, the receiving station places the signal line in the high-impedance state again. The signal line is pulled high again by a pull-up resistor.
- [5] If the transmitting station does not receive an error signal, it proceeds to transmit the next data frame.

If it does receive an error signal, however, it returns to step [2] and retransmits the erroneous data.

Block Transfer Mode: The operation sequence in block transfer mode is as follows.

- [1] When the data line in not in use it is in the high-impedance state, and is fixed high with a pull-up resistor.
- [2] The transmitting station starts transfer of one frame of data. The data frame starts with a start bit (Ds, low-level), followed by 8 data bits (D0 to D7) and a parity bit (Dp).
- [3] With the Smart Card interface, the data line then returns to the high-impedance state. The data line is pulled high with a pull-up resistor.
- [4] After reception, a parity error check is carried out, but an error signal is not output even if an error has occurred. When an error occurs reception cannot be continued, so the error flag should be cleared to 0 before the parity bit of the next frame is received.
- [5] The transmitting station proceeds to transmit the next data frame.

14.3.4 Register Settings

Table 14.3 shows a bit map of the registers used by the smart card interface.

Bits indicated as 0 or 1 must be set to the value shown. The setting of other bits is described below.

Table 14.3 Smart Card Interface Register Settings

	Bit							
Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SMR	GM	BLK	1	O/E	BCP1	BCP0	CKS1	CKS0
BRR	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0
SCR	TIE	RIE	TE	RE	0	0	CKE1*	CKE0
TDR	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0
SSR	TDRE	RDRF	ORER	ERS	PER	TEND	0	0
RDR	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0
SCMR	_	_	_	_	SDIR	SINV	_	SMIF

Legend:

Note: * The CKE1 bit must be cleared to 0 when the GM bit in SMR is cleared to 0.

SMR Setting: The GM bit is cleared to 0 in normal smart card interface mode, and set to 1 in GSM mode. The O/\overline{E} bit is cleared to 0 if the IC card is of the direct convention type, and set to 1 if of the inverse convention type.

Bits CKS1 and CKS0 select the clock source of the on-chip baud rate generator. Bits BCP1 and BCP0 select the number of basic clock periods in a 1-bit transfer interval. For details, see section 14.3.5, Clock.

The BLK bit is cleared to 0 in normal smart card interface mode, and set to 1 in block transfer mode.

BRR Setting: BRR is used to set the bit rate. See section 14.3.5, Clock, for the method of calculating the value to be set.

SCR Setting: The function of the TIE, RIE, TE, and RE bits is the same as for the normal SCI. For details, see section 13, Serial Communication Interface (SCI).

^{-:} Unused bit.

Bits CKE1 and CKE0 specify the clock output. When the GM bit in SMR is cleared to 0, set these bits to B'00 if a clock is not to be output, or to B'01 if a clock is to be output. When the GM bit in SMR is set to 1, clock output is performed. The clock output can also be fixed high or low.


Smart Card Mode Register (SCMR) Setting: The SDIR bit is cleared to 0 if the IC card is of the direct convention type, and set to 1 if of the inverse convention type.

The SINV bit is cleared to 0 if the IC card is of the direct convention type, and set to 1 if of the inverse convention type.

The SMIF bit is set to 1 in the case of the Smart Card interface.

Examples of register settings and the waveform of the start character are shown below for the two types of IC card (direct convention and inverse convention).


• Direct convention (SDIR = SINV = $O/\overline{E} = 0$)



With the direct convention type, the logic 1 level corresponds to state Z and the logic 0 level to state A, and transfer is performed in LSB-first order. The start character data above is H'3B.

The parity bit is 1 since even parity is stipulated for the Smart Card.

• Inverse convention (SDIR = SINV = $O/\overline{E} = 1$)



With the inverse convention type, the logic 1 level corresponds to state A and the logic 0 level to state Z, and transfer is performed in MSB-first order. The start character data above is H'3F.

The parity bit is 0, corresponding to state Z, since even parity is stipulated for the Smart Card.

With the H8S/2646 Group, inversion specified by the SINV bit applies only to the data bits, D7 to D0. For parity bit inversion, the O/\overline{E} bit in SMR is set to odd parity mode (the same applies to both transmission and reception).

14.3.5 Clock

Only an internal clock generated by the on-chip baud rate generator can be used as the transmit/receive clock for the smart card interface. The bit rate is set with BRR and the CKS1, CKS0, BCP1 and BCP0 bits in SMR. The formula for calculating the bit rate is as shown below. Table 14.5 shows some sample bit rates.

If clock output is selected by setting CKE0 to 1, a clock is output from the SCK pin. The clock frequency is determined by the bit rate and the setting of bits BCP1 and BCP0.

$$B = \frac{\phi}{S \times 2^{2n+1} \times (N+1)} \times 10^{6}$$

Where: $N = Value set in BRR (0 \le N \le 255)$

B = Bit rate (bit/s)

 ϕ = Operating frequency (MHz)

n = See table 14.4

S = Number of internal clocks in 1-bit period, set by BCP1 and BCP0

Table 14.4 Correspondence between n and CKS1, CKS0

n	CKS1	CKS0	
0	0	0	
1		1	
2	1	0	
3		1	

Table 14.5 Examples of Bit Rate B (bit/s) for Various BRR Settings (When n = 0 and S = 372)

φ (MHz)

N	10.00	10.714	13.00	14.285	16.00	18.00	20.00
0	13441	14400	17473	19200	21505	24194	26882
1	6720	7200	8737	9600	10753	12097	13441
2	4480	4800	5824	6400	7168	8065	8961

Note: Bit rates are rounded to the nearest whole number.

The method of calculating the value to be set in the bit rate register (BRR) from the operating frequency and bit rate, on the other hand, is shown below. N is an integer, $0 \le N \le 255$, and the smaller error is specified.

$$N = \frac{\phi}{S \times 2^{2n+1} \times B} \times 10^6 - 1$$

Table 14.6 Examples of BRR Settings for Bit Rate B (bit/s) (When n = 0 and S = 372)

φ (MHZ)																
7.1424			10.00	10.7136			13.00		14.2848		16.00		18.00		20.00	
bit/s	N	Error	N	Error	N	Error	N	Error	N	Error	N	Error	N	Error	N	Error
9600	0	0.00	1	30	1	25	1	8.99	1	0.00	1	12.01	2	15.99	2	6.60

Table 14.7 Maximum Bit Rate at Various Frequencies (Smart Card Interface Mode) (When S = 372)

φ (MHz)	Maximum Bit Rate (bit/s)	N	n	
7.1424	9600	0	0	
10.00	13441	0	0	
10.7136	14400	0	0	
13.00	17473	0	0	
14.2848	19200	0	0	
16.00	21505	0	0	
18.00	24194	0	0	
20.00	26882	0	0	

The bit rate error is given by the following formula:

Error (%) =
$$(\frac{\phi}{S \times 2^{2n+1} \times B \times (N+1)} \times 10^6 - 1) \times 100$$

14.3.6 Data Transfer Operations

Initialization: Before transmitting and receiving data, initialize the SCI as described below. Initialization is also necessary when switching from transmit mode to receive mode, or vice versa.

- [1] Clear the TE and RE bits in SCR to 0.
- [2] Clear the error flags ERS, PER, and ORER in SSR to 0.
- [3] Set the GM, BLK, O/E, BCP1, BCP0, CKS1, CKS0 bits in SMR. Set the PE bit to 1.
- [4] Set the SMIF, SDIR, and SINV bits in SCMR.

 When the SMIF bit is set to 1, the TxD and RxD pins are both switched from ports to SCI pins, and are placed in the high-impedance state.
- [5] Set the value corresponding to the bit rate in BRR.
- [6] Set the CKE0 and CKE1 bits in SCR. Clear the TIE, RIE, TE, RE, MPIE, and TEIE bits to 0. If the CKE0 bit is set to 1, the clock is output from the SCK pin.
- [7] Wait at least one bit interval, then set the TIE, RIE, TE, and RE bits in SCR. Do not set the TE bit and RE bit at the same time, except for self-diagnosis.

Serial Data Transmission: As data transmission in smart card mode involves error signal sampling and retransmission processing, the processing procedure is different from that for the normal SCI. Figure 14.4 shows a flowchart for transmitting, and figure 14.5 shows the relation between a transmit operation and the internal registers.

- [1] Perform Smart Card interface mode initialization as described above in Initialization.
- [2] Check that the ERS error flag in SSR is cleared to 0.
- [3] Repeat steps [2] and [3] until it can be confirmed that the TEND flag in SSR is set to 1.
- [4] Write the transmit data to TDR, clear the TDRE flag to 0, and perform the transmit operation. The TEND flag is cleared to 0.
- [5] When transmitting data continuously, go back to step [2].
- [6] To end transmission, clear the TE bit to 0.

With the above processing, interrupt servicing or data transfer by the DTC is possible.

If transmission ends and the TEND flag is set to 1 while the TIE bit is set to 1 and interrupt requests are enabled, a transmit data empty interrupt (TXI) request will be generated. If an error occurs in transmission and the ERS flag is set to 1 while the RIE bit is set to 1 and interrupt requests are enabled, a transfer error interrupt (ERI) request will be generated.

The timing for setting the TEND flag depends on the value of the GM bit in SMR. The TEND flag set timing is shown in figure 14.6.

If the DTC is activated by a TXI request, the number of bytes set in the DTC can be transmitted automatically, including automatic retransmission.

For details, see Interrupt Operation and Data Transfer Operation by DTC below.

Note: For block transfer mode, see section 13.3.2, Operation in Asynchronous Mode.




Figure 14.4 Example of Transmission Processing Flow




Figure 14.5 Relation Between Transmit Operation and Internal Registers




Figure 14.6 TEND Flag Generation Timing in Transmission Operation

Serial Data Reception (Except Block Transfer Mode): Data reception in Smart Card mode uses the same processing procedure as for the normal SCI. Figure 14.7 shows an example of the transmission processing flow.

- [1] Perform Smart Card interface mode initialization as described above in Initialization.
- [2] Check that the ORER flag and PER flag in SSR are cleared to 0. If either is set, perform the appropriate receive error processing, then clear both the ORER and the PER flag to 0.
- [3] Repeat steps [2] and [3] until it can be confirmed that the RDRF flag is set to 1.
- [4] Read the receive data from RDR.
- [5] When receiving data continuously, clear the RDRF flag to 0 and go back to step [2].
- [6] To end reception, clear the RE bit to 0.




Figure 14.7 Example of Reception Processing Flow

With the above processing, interrupt servicing or data transfer by the DTC is possible.

If reception ends and the RDRF flag is set to 1 while the RIE bit is set to 1 and interrupt requests are enabled, a receive data full interrupt (RXI) request will be generated. If an error occurs in reception and either the ORER flag or the PER flag is set to 1, a transfer error interrupt (ERI) request will be generated.

If the DTC is activated by an RXI request, the receive data in which the error occurred is skipped, and only the number of bytes of receive data set in the DTC are transferred.

For details, see Interrupt Operation and Data Transfer Operation by DTC followings.

If a parity error occurs during reception and the PER is set to 1, the received data is still transferred to RDR, and therefore this data can be read.

Note: For block transfer mode, see section 13.3.2, Operation in Asynchronous Mode.

Mode Switching Operation: When switching from receive mode to transmit mode, first confirm that the receive operation has been completed, then start from initialization, clearing RE bit to 0 and setting TE bit to 1. The RDRF flag or the PER and ORER flags can be used to check that the receive operation has been completed.

When switching from transmit mode to receive mode, first confirm that the transmit operation has been completed, then start from initialization, clearing TE bit to 0 and setting RE bit to 1. The TEND flag can be used to check that the transmit operation has been completed.

Fixing Clock Output Level: When the GM bit in SMR is set to 1, the clock output level can be fixed with bits CKE1 and CKE0 in SCR. At this time, the minimum clock pulse width can be made the specified width.

Figure 14.8 shows the timing for fixing the clock output level. In this example, GM is set to 1, CKE1 is cleared to 0, and the CKE0 bit is controlled.




Figure 14.8 Timing for Fixing Clock Output Level

Interrupt Operation (Except Block Transfer Mode): There are three interrupt sources in smart card interface mode: transmit data empty interrupt (TXI) requests, transfer error interrupt (ERI) requests, and receive data full interrupt (RXI) requests. The transmit end interrupt (TEI) request is not used in this mode.

When the TEND flag in SSR is set to 1, a TXI interrupt request is generated.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated.

When any of flags ORER, PER, and ERS in SSR is set to 1, an ERI interrupt request is generated. The relationship between the operating states and interrupt sources is shown in table 14.8.

Note: For block transfer mode, see section 13.4, SCI Interrupts.

Table 14.8 Smart Card Mode Operating States and Interrupt Sources

Operating State	•	Flag	Enable Bit	Interrupt Source	DTC Activation		
Transmit Mode	Normal operation	TEND	TIE	TXI	Possible		
	Error	ERS	RIE	ERI	Not possible		
Receive Mode	Normal operation	RDRF	RF RIE		Possible		
	Error	PER, ORER	RIE	ERI	Not possible		

Data Transfer Operation by DTC: In smart card mode, as with the normal SCI, transfer can be carried out using the DTC. In a transmit operation, the TDRE flag is also set to 1 at the same time as the TEND flag in SSR, and a TXI interrupt is generated. If the TXI request is designated beforehand as a DTC activation source, the DTC will be activated by the TXI request, and transfer of the transmit data will be carried out. The TDRE and TEND flags are automatically cleared to 0 when data transfer is performed by the DTC. In the event of an error, the SCI retransmits the same data automatically. During this period, TEND remains cleared to 0 and the DTC is not activated. Therefore, the SCI and DTC will automatically transmit the specified number of bytes, including retransmission in the event of an error. However, the ERS flag is not cleared automatically when an error occurs, and so the RIE bit should be set to 1 beforehand so that an ERI request will be generated in the event of an error, and the ERS flag will be cleared.

When performing transfer using the DTC, it is essential to set and enable the DTC before carrying out SCI setting. For details of the DTC setting procedures, see section 8, Data Transfer Controller (DTC).

In a receive operation, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1. If the RXI request is designated beforehand as a DTC activation source, the DTC will be activated by the RXI request, and transfer of the receive data will be carried out. The RDRF flag is cleared to 0 automatically when data transfer is performed by the DTC. If an error occurs, an error flag is set but the RDRF flag is not. Consequently, the DTC is not activated, but instead, an ERI interrupt request is sent to the CPU. Therefore, the error flag should be cleared.

Note: For block transfer mode, see section 13.4, SCI Interrupts.

14.3.7 Operation in GSM Mode

Switching the Mode: When switching between smart card interface mode and software standby mode, the following switching procedure should be followed in order to maintain the clock duty.

- When changing from smart card interface mode to software standby mode
- [1] Set the data register (DR) and data direction register (DDR) corresponding to the SCK pin to the value for the fixed output state in software standby mode.
- [2] Write 0 to the TE bit and RE bit in the serial control register (SCR) to halt transmit/receive operation. At the same time, set the CKE1 bit to the value for the fixed output state in software standby mode.
- [3] Write 0 to the CKE0 bit in SCR to halt the clock.
- [4] Wait for one serial clock period.

 During this interval, clock output is fixed at the specified level, with the duty preserved.
- [5] Make the transition to the software standby state.
- When returning to smart card interface mode from software standby mode
- [6] Exit the software standby state.
- [7] Write 1 to the CKE0 bit in SCR and output the clock. Signal generation is started with the normal duty.




Figure 14.9 Clock Halt and Restart Procedure

Powering On: To secure the clock duty from power-on, the following switching procedure should be followed.

- [1] The initial state is port input and high impedance. Use a pull-up resistor or pull-down resistor to fix the potential.
- [2] Fix the SCK pin to the specified output level with the CKE1 bit in SCR.
- [3] Set SMR and SCMR, and switch to smart card mode operation.
- [4] Set the CKE0 bit in SCR to 1 to start clock output.

14.3.8 Operation in Block Transfer Mode

Operation in block transfer mode is the same as in SCI asynchronous mode, except for the following points. For details, see section 13.3.2, Operation in Asynchronous Mode.

Data Format: The data format is 8 bits with parity. There is no stop bit, but there is a 2-bit (1-bit or more in reception) error guard time.

Also, except during transmission (with start bit, data bits, and parity bit), the transmission pins go to the high-impedance state, so the signal lines must be fixed high with a pull-up resistor.

Transmit/Receive Clock: Only an internal clock generated by the on-chip baud rate generator can be used as the transmit/receive clock. The number of basic clock periods in a 1-bit transfer interval can be set to 32, 64, 372, or 256 with bits BCP1 and BCP0. For details, see section 14.3.5, Clock.

ERS (FER) Flag: As with the normal Smart Card interface, the ERS flag indicates the error signal status, but since error signal transmission and reception is not performed, this flag is always cleared to 0.

14.4 Usage Notes

The following points should be noted when using the SCI as a Smart Card interface.

Receive Data Sampling Timing and Reception Margin in Smart Card Interface Mode: In Smart Card interface mode, the SCI operates on a basic clock with a frequency of 32, 64, 372, or 256 times the transfer rate (as determined by bits BCP1 and BCP0).

In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 16th, 32nd, 186th, or 128th pulse of the basic clock. Figure 14.10 shows the receive data sampling timing when using a clock of 372 times the transfer rate.




Figure 14.10 Receive Data Sampling Timing in Smart Card Mode (Using Clock of 372 Times the Transfer Rate)

Thus the reception margin in asynchronous mode is given by the following formula.

Formula for reception margin in smart card interface mode

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

Where M: Reception margin (%)

N: Ratio of bit rate to clock (N = 32, 64, 372, and 256)

D: Clock duty (D = 0 to 1.0)

L: Frame length (L = 10)

F: Absolute value of clock frequency deviation

Assuming values of F = 0, D = 0.5 and N = 372 in the above formula, the reception margin formula is as follows.

When D = 0.5 and F = 0,

$$M = (0.5 - 1/2 \times 372) \times 100\%$$
$$= 49.866\%$$

Retransfer Operations (Except Block Transfer Mode): Retransfer operations are performed by the SCI in receive mode and transmit mode as described below.

- Retransfer operation when SCI is in receive mode
 Figure 14.11 illustrates the retransfer operation when the SCI is in receive mode.
- [1] If an error is found when the received parity bit is checked, the PER bit in SSR is automatically set to 1. If the RIE bit in SCR is enabled at this time, an ERI interrupt request is generated. The PER bit in SSR should be kept cleared to 0 until the next parity bit is sampled.
- [2] The RDRF bit in SSR is not set for a frame in which an error has occurred.
- [3] If no error is found when the received parity bit is checked, the PER bit in SSR is not set to 1.
- [4] If no error is found when the received parity bit is checked, the receive operation is judged to have been completed normally, and the RDRF flag in SSR is automatically set to 1. If the RIE bit in SCR is enabled at this time, an RXI interrupt request is generated.
 If DTC data transfer by an RXI source is enabled, the contents of RDR can be read automatically. When the RDR data is read by the DTC, the RDRF flag is automatically cleared to 0.
- [5] When a normal frame is received, the pin retains the high-impedance state at the timing for error signal transmission.




Figure 14.11 Retransfer Operation in SCI Receive Mode

- Retransfer operation when SCI is in transmit mode
 Figure 14.12 illustrates the retransfer operation when the SCI is in transmit mode.
- [6] If an error signal is sent back from the receiving end after transmission of one frame is completed, the ERS bit in SSR is set to 1. If the RIE bit in SCR is enabled at this time, an ERI interrupt request is generated. The ERS bit in SSR should be kept cleared to 0 until the next parity bit is sampled.
- [7] The TEND bit in SSR is not set for a frame for which an error signal indicating an abnormality is received.
- [8] If an error signal is not sent back from the receiving end, the ERS bit in SSR is not set.
- [9] If an error signal is not sent back from the receiving end, transmission of one frame, including a retransfer, is judged to have been completed, and the TEND bit in SSR is set to 1. If the TIE bit in SCR is enabled at this time, a TXI interrupt request is generated.

If data transfer by the DTC by means of the TXI source is enabled, the next data can be written to TDR automatically. When data is written to TDR by the DTC, the TDRE bit is automatically cleared to 0.




Figure 14.12 Retransfer Operation in SCI Transmit Mode

Section 15 Controller Area Network (HCAN)

15.1 Overview

The HCAN is a module for controlling a controller area network (CAN) for realtime communication in vehicular and industrial equipment systems, etc. The H8S/2646 Group has a single-channel on-chip HCAN module.

Reference: BOSCH CAN Specification Version 2.0 1991, Robert Bosch GmbH

15.1.1 Features

- CAN version: Bosch 2.0B active compatible
 - Communication systems:

NRZ (Non-Return to Zero) system (with bit-stuffing function)

Broadcast communication system

- Transmission path: Bidirectional 2-wire serial communication
- Communication speed: Max. 1 Mbps
- Data length: 0 to 8 bytes
- Number of channels: 1
- Data buffers: 16 (one receive-only buffer and 15 buffers settable for transmission/reception)
- Data transmission: Choice of two methods:
 - Mailbox (buffer) number order (low-to-high)
 - Message priority (identifier) high-to-low order
- Data reception: Two methods:
 - Message identifier match (transmit/receive-setting buffers)
 - Reception with message identifier masked (receive-only)
- CPU interrupts: Two interrupt vectors:
 - Error interrupt
 - Reset processing interrupt
 - Message reception interrupt (mailbox 1 to 15)
 - Message reception interrupt (mailbox 0)
 - Message transmission interrupt
- HCAN operating modes: Support for various modes:
 - Hardware reset
 - Software reset

- Normal status (error-active, error-passive)
- Bus off status
- HCAN configuration mode
- HCAN sleep mode
- HCAN halt mode
- Other features: DTC can be activated by message reception mailbox (HCAN mailbox 0 only)

15.1.2 **Block Diagram**

Figure 15.1 shows a block diagram of the HCAN.




Figure 15.1 HCAN Block Diagram

Message Buffer Interface (MBI): The MBI, consisting of mailboxes and a local acceptance filter mask (LAFM), stores CAN transmit/receive messages (identifiers, data, etc.) Transmit messages are written by the CPU. For receive messages, the data received by the CDLC is stored automatically.

Microprocessor Interface (MPI): The MPI, consisting of a bus interface, control register, status register, etc., controls HCAN internal data, statuses, and so forth.

CAN Data Link Controller (CDLC): The CDLC performs transmission and reception of messages conforming to the Bosch CAN Ver. 2.0B active standard (data frames, remote frames, error frames, overload frames, inter-frame spacing), as well as CRC checking, bus arbitration, and other functions

15.1.3 **Pin Configuration**

Table 15.1 shows the HCAN's pins.

When using HCAN pins, settings must be made in the HCAN configuration mode (during initialization: MCR0 = 1 and GSR3 = 1).

Table 15.1 HCAN Pins

Name	Abbreviation	Input/Output	Function
HCAN transmit data pin	HTxD	Output	CAN bus transmission pin
HCAN receive data pin	HRxD	Input	CAN bus reception pin

A bus driver is necessary between the pins and the CAN bus. A HA13721 compatible model is recommended.

Register Configuration 15.1.4

Table 15.2 lists the HCAN's registers.

Table 15.2 HCAN Registers

Jun 10, 2010

Name	Abbreviation	R/W	Initial Value	Address*	Access Size
Master control register	MCR	R/W	H'01	H'F800	8 bits 16 bits
General status register	GSR	R/W	H'0C	H'F801	8 bits
Bit configuration register	BCR	R/W	H'0000	H'F802	8/16 bits
Mailbox configuration register	MBCR	R/W	H'0100	H'F804	8/16 bits
Transmit wait register	TXPR	R/W	H'0000	H'F806	8/16 bits
Transmit wait cancel register	TXCR	R/W	H'0000	H'F808	8/16 bits
Transmit acknowledge register	TXACK	R/W	H'0000	H'F80A	8/16 bits
Abort acknowledge register	ABACK	R/W	H'0000	H'F80C	8/16 bits
Receive complete register	RXPR	R/W	H'0000	H'F80E	8/16 bits
Remote request register	RFPR	R/W	H'0000	H'F810	8/16 bits
Interrupt register	IRR	R/W	H'0100	H'F812	8/16 bits
Mailbox interrupt mask register	MBIMR	R/W	H'FFFF	H'F814	8/16 bits
Interrupt mask register	IMR	R/W	H'FEFF	H'F816	8/16 bits
Receive error counter	REC	R	H'00	H'F818	8 bits 16 bits
Transmit error counter	TEC	R	H'00	H'F819	8 bits
Unread message status register	UMSR	R/W	H'0000	H'F81A	8/16 bits

Local acceptance filter mask L LAFML R/W H'0000 H'F81C 8/16 bits	Name	Abbreviation	R/W	Initial Value	Address*	Access Size
Message control 0 [1:8] MC0 [1:8] R/W Undefined HF820 8/16 bits Message control 1 [1:8] MC1 [1:8] R/W Undefined HF828 8/16 bits Message control 2 [1:8] MC2 [1:8] R/W Undefined HF830 8/16 bits Message control 3 [1:8] MC3 [1:8] R/W Undefined HF840 8/16 bits Message control 4 [1:8] MC4 [1:8] R/W Undefined HF848 8/16 bits Message control 5 [1:8] MC5 [1:8] RW Undefined HF850 8/16 bits Message control 6 [1:8] MC6 [1:8] R/W Undefined HF850 8/16 bits Message control 7 [1:8] MC7 [1:8] R/W Undefined HF850 8/16 bits Message control 9 [1:8] MC9 [1:8] R/W Undefined HF860 8/16 bits Message control 10 [1:8] MC10 [1:8] R/W Undefined HF870 8/16 bits Message control 12 [1:8] MC11 [1:8] R/W Undefined HF880 8/16 bits <t< td=""><td>Local acceptance filter mask L</td><td>LAFML</td><td>R/W</td><td>H'0000</td><td>H'F81C</td><td>8/16 bits</td></t<>	Local acceptance filter mask L	LAFML	R/W	H'0000	H'F81C	8/16 bits
Message control 1 [1:8] MC1 [1:8] R/W Undefined H*F828 8/16 bits Message control 2 [1:8] MC2 [1:8] R/W Undefined H*F830 8/16 bits Message control 3 [1:8] MC3 [1:8] R/W Undefined H*F838 8/16 bits Message control 4 [1:8] MC4 [1:8] R/W Undefined H*F840 8/16 bits Message control 5 [1:8] MC5 [1:8] R/W Undefined H*F848 8/16 bits Message control 6 [1:8] MC6 [1:8] R/W Undefined H*F850 8/16 bits Message control 7 [1:8] MC7 [1:8] R/W Undefined H*F868 8/16 bits Message control 9 [1:8] MC8 [1:8] R/W Undefined H*F860 8/16 bits Message control 10 [1:8] MC10 [1:8] R/W Undefined H*F870 8/16 bits Message control 11 [1:8] MC12 [1:8] R/W Undefined H*F878 8/16 bits Message control 13 [1:8] MC12 [1:8] R/W Undefined H*F880 8/16 bits	Local acceptance filter mask H	LAFMH	R/W	H'0000	H'F81E	8/16 bits
Message control 2 [1:8] MC2 [1:8] R/W Undefined HF830 8/16 bits Message control 3 [1:8] MC3 [1:8] R/W Undefined HF838 8/16 bits Message control 4 [1:8] MC4 [1:8] R/W Undefined HF840 8/16 bits Message control 5 [1:8] MC5 [1:8] R/W Undefined HF848 8/16 bits Message control 6 [1:8] MC6 [1:8] R/W Undefined HF850 8/16 bits Message control 7 [1:8] MC7 [1:8] R/W Undefined HF858 8/16 bits Message control 8 [1:8] MC8 [1:8] R/W Undefined HF860 8/16 bits Message control 9 [1:8] MC9 [1:8] R/W Undefined HF860 8/16 bits Message control 10 [1:8] MC11 [1:8] R/W Undefined HF878 8/16 bits Message control 11 [1:8] MC11 [1:8] R/W Undefined HF880 8/16 bits Message control 12 [1:8] MC12 [1:8] R/W Undefined HF880 8/16 bits	Message control 0 [1:8]	MC0 [1:8]	R/W	Undefined	H'F820	8/16 bits
Message control 3 [1:8] MC3 [1:8] R/W Undefined H'F838 8/16 bits Message control 4 [1:8] MC4 [1:8] R/W Undefined H'F840 8/16 bits Message control 5 [1:8] MC5 [1:8] R/W Undefined H'F848 8/16 bits Message control 6 [1:8] MC6 [1:8] R/W Undefined H'F850 8/16 bits Message control 7 [1:8] MC7 [1:8] R/W Undefined H'F858 8/16 bits Message control 8 [1:8] MC8 [1:8] R/W Undefined H'F868 8/16 bits Message control 9 [1:8] MC9 [1:8] R/W Undefined H'F868 8/16 bits Message control 10 [1:8] MC10 [1:8] R/W Undefined H'F870 8/16 bits Message control 11 [1:8] MC11 [1:8] R/W Undefined H'F870 8/16 bits Message control 12 [1:8] MC12 [1:8] R/W Undefined H'F880 8/16 bits Message control 13 [1:8] MC13 [1:8] R/W Undefined H'F880 8/16 bits	Message control 1 [1:8]	MC1 [1:8]	R/W	Undefined	H'F828	8/16 bits
Message control 4 [1:8] MC4 [1:8] R/W Undefined HF840 8/16 bits Message control 5 [1:8] MC5 [1:8] R/W Undefined HF848 8/16 bits Message control 6 [1:8] MC6 [1:8] R/W Undefined HF850 8/16 bits Message control 7 [1:8] MC7 [1:8] R/W Undefined HF858 8/16 bits Message control 8 [1:8] MC8 [1:8] R/W Undefined HF860 8/16 bits Message control 9 [1:8] MC9 [1:8] R/W Undefined HF868 8/16 bits Message control 10 [1:8] MC10 [1:8] R/W Undefined HF870 8/16 bits Message control 11 [1:8] MC11 [1:8] R/W Undefined HF878 8/16 bits Message control 12 [1:8] MC12 [1:8] R/W Undefined HF888 8/16 bits Message control 13 [1:8] MC13 [1:8] R/W Undefined HF888 8/16 bits Message control 14 [1:8] MC15 [1:8] R/W Undefined HF889 8/16 bits	Message control 2 [1:8]	MC2 [1:8]	R/W	Undefined	H'F830	8/16 bits
Message control 5 [1:8] MC5 [1:8] R/W Undefined HF848 8/16 bits Message control 6 [1:8] MC6 [1:8] R/W Undefined HF850 8/16 bits Message control 7 [1:8] MC7 [1:8] R/W Undefined HF858 8/16 bits Message control 8 [1:8] MC8 [1:8] R/W Undefined HF860 8/16 bits Message control 9 [1:8] MC9 [1:8] R/W Undefined HF868 8/16 bits Message control 10 [1:8] MC10 [1:8] R/W Undefined HF870 8/16 bits Message control 11 [1:8] MC11 [1:8] R/W Undefined HF878 8/16 bits Message control 12 [1:8] MC12 [1:8] R/W Undefined HF880 8/16 bits Message control 13 [1:8] MC13 [1:8] R/W Undefined HF890 8/16 bits Message control 14 [1:8] MC15 [1:8] R/W Undefined HF890 8/16 bits Message dottol 15 [1:8] MD0 [1:8] R/W Undefined HF890 8/16 bits	Message control 3 [1:8]	MC3 [1:8]	R/W	Undefined	H'F838	8/16 bits
Message control 6 [1:8] MC6 [1:8] R/W Undefined H'F850 8/16 bits Message control 7 [1:8] MC7 [1:8] R/W Undefined H'F858 8/16 bits Message control 8 [1:8] MC8 [1:8] R/W Undefined H'F860 8/16 bits Message control 9 [1:8] MC9 [1:8] R/W Undefined H'F868 8/16 bits Message control 10 [1:8] MC10 [1:8] R/W Undefined H'F870 8/16 bits Message control 11 [1:8] MC11 [1:8] R/W Undefined H'F878 8/16 bits Message control 12 [1:8] MC12 [1:8] R/W Undefined H'F880 8/16 bits Message control 13 [1:8] MC13 [1:8] R/W Undefined H'F880 8/16 bits Message control 14 [1:8] MC14 [1:8] R/W Undefined H'F880 8/16 bits Message data 0 [1:8] MC15 [1:8] R/W Undefined H'F880 8/16 bits Message data 1 [1:8] MD1 [1:8] R/W Undefined H'F880 8/16 bits	Message control 4 [1:8]	MC4 [1:8]	R/W	Undefined	H'F840	8/16 bits
Message control 7 [1:8] MC7 [1:8] R/W Undefined H'F858 8/16 bits Message control 8 [1:8] MC8 [1:8] R/W Undefined H'F860 8/16 bits Message control 9 [1:8] MC9 [1:8] R/W Undefined H'F868 8/16 bits Message control 10 [1:8] MC10 [1:8] R/W Undefined H'F870 8/16 bits Message control 11 [1:8] MC11 [1:8] R/W Undefined H'F878 8/16 bits Message control 12 [1:8] MC12 [1:8] R/W Undefined H'F880 8/16 bits Message control 13 [1:8] MC13 [1:8] R/W Undefined H'F880 8/16 bits Message control 14 [1:8] MC14 [1:8] R/W Undefined H'F880 8/16 bits Message control 15 [1:8] MC15 [1:8] R/W Undefined H'F880 8/16 bits Message data 0 [1:8] MD0 [1:8] R/W Undefined H'F880 8/16 bits Message data 2 [1:8] MD2 [1:8] R/W Undefined H'F8C0 8/16 bits	Message control 5 [1:8]	MC5 [1:8]	R/W	Undefined	H'F848	8/16 bits
Message control 8 [1:8] MC8 [1:8] R/W Undefined H'F860 8/16 bits Message control 9 [1:8] MC9 [1:8] R/W Undefined H'F868 8/16 bits Message control 10 [1:8] MC10 [1:8] R/W Undefined H'F870 8/16 bits Message control 11 [1:8] MC11 [1:8] R/W Undefined H'F878 8/16 bits Message control 12 [1:8] MC12 [1:8] R/W Undefined H'F880 8/16 bits Message control 13 [1:8] MC13 [1:8] R/W Undefined H'F880 8/16 bits Message control 14 [1:8] MC14 [1:8] R/W Undefined H'F890 8/16 bits Message control 15 [1:8] MC15 [1:8] R/W Undefined H'F890 8/16 bits Message data 0 [1:8] MD0 [1:8] R/W Undefined H'F880 8/16 bits Message data 2 [1:8] MD1 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 3 [1:8] MD3 [1:8] R/W Undefined H'F8C0 8/16 bits <	Message control 6 [1:8]	MC6 [1:8]	R/W	Undefined	H'F850	8/16 bits
Message control 9 [1:8] MC9 [1:8] R/W Undefined H'F868 8/16 bits Message control 10 [1:8] MC10 [1:8] R/W Undefined H'F870 8/16 bits Message control 11 [1:8] MC11 [1:8] R/W Undefined H'F878 8/16 bits Message control 12 [1:8] MC12 [1:8] R/W Undefined H'F880 8/16 bits Message control 13 [1:8] MC13 [1:8] R/W Undefined H'F880 8/16 bits Message control 14 [1:8] MC14 [1:8] R/W Undefined H'F890 8/16 bits Message control 15 [1:8] MC15 [1:8] R/W Undefined H'F898 8/16 bits Message data 0 [1:8] MD0 [1:8] R/W Undefined H'F880 8/16 bits Message data 1 [1:8] MD1 [1:8] R/W Undefined H'F888 8/16 bits Message data 2 [1:8] MD2 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 3 [1:8] MD3 [1:8] R/W Undefined H'F8D0 8/16 bits <td>Message control 7 [1:8]</td> <td>MC7 [1:8]</td> <td>R/W</td> <td>Undefined</td> <td>H'F858</td> <td>8/16 bits</td>	Message control 7 [1:8]	MC7 [1:8]	R/W	Undefined	H'F858	8/16 bits
Message control 10 [1:8] MC10 [1:8] R/W Undefined H'F870 8/16 bits Message control 11 [1:8] MC11 [1:8] R/W Undefined H'F878 8/16 bits Message control 12 [1:8] MC12 [1:8] R/W Undefined H'F880 8/16 bits Message control 13 [1:8] MC13 [1:8] R/W Undefined H'F888 8/16 bits Message control 14 [1:8] MC14 [1:8] R/W Undefined H'F890 8/16 bits Message control 15 [1:8] MC15 [1:8] R/W Undefined H'F898 8/16 bits Message data 0 [1:8] MD0 [1:8] R/W Undefined H'F880 8/16 bits Message data 1 [1:8] MD1 [1:8] R/W Undefined H'F888 8/16 bits Message data 2 [1:8] MD2 [1:8] R/W Undefined H'F860 8/16 bits Message data 3 [1:8] MD3 [1:8] R/W Undefined H'F8D0 8/16 bits Message data 5 [1:8] MD4 [1:8] R/W Undefined H'F8E0 8/16 bits	Message control 8 [1:8]	MC8 [1:8]	R/W	Undefined	H'F860	8/16 bits
Message control 11 [1:8] MC11 [1:8] R/W Undefined H'F878 8/16 bits Message control 12 [1:8] MC12 [1:8] R/W Undefined H'F880 8/16 bits Message control 13 [1:8] MC13 [1:8] R/W Undefined H'F888 8/16 bits Message control 14 [1:8] MC14 [1:8] R/W Undefined H'F890 8/16 bits Message control 15 [1:8] MC15 [1:8] R/W Undefined H'F898 8/16 bits Message data 0 [1:8] MD0 [1:8] R/W Undefined H'F880 8/16 bits Message data 1 [1:8] MD1 [1:8] R/W Undefined H'F880 8/16 bits Message data 2 [1:8] MD2 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 3 [1:8] MD3 [1:8] R/W Undefined H'F8C8 8/16 bits Message data 4 [1:8] MD4 [1:8] R/W Undefined H'F8D0 8/16 bits Message data 6 [1:8] MD5 [1:8] R/W Undefined H'F8E8 8/16 bits <t< td=""><td>Message control 9 [1:8]</td><td>MC9 [1:8]</td><td>R/W</td><td>Undefined</td><td>H'F868</td><td>8/16 bits</td></t<>	Message control 9 [1:8]	MC9 [1:8]	R/W	Undefined	H'F868	8/16 bits
Message control 12 [1:8] MC12 [1:8] R/W Undefined H'F880 8/16 bits Message control 13 [1:8] MC13 [1:8] R/W Undefined H'F888 8/16 bits Message control 14 [1:8] MC14 [1:8] R/W Undefined H'F890 8/16 bits Message control 15 [1:8] MC15 [1:8] R/W Undefined H'F898 8/16 bits Message data 0 [1:8] MD0 [1:8] R/W Undefined H'F890 8/16 bits Message data 1 [1:8] MD1 [1:8] R/W Undefined H'F888 8/16 bits Message data 2 [1:8] MD1 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 3 [1:8] MD3 [1:8] R/W Undefined H'F8C8 8/16 bits Message data 4 [1:8] MD4 [1:8] R/W Undefined H'F8D0 8/16 bits Message data 5 [1:8] MD5 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 7 [1:8] MD7 [1:8] R/W Undefined H'F8E8 8/16 bits	Message control 10 [1:8]	MC10 [1:8]	R/W	Undefined	H'F870	8/16 bits
Message control 13 [1:8] MC13 [1:8] R/W Undefined H'F888 8/16 bits Message control 14 [1:8] MC14 [1:8] R/W Undefined H'F890 8/16 bits Message control 15 [1:8] MC15 [1:8] R/W Undefined H'F898 8/16 bits Message data 0 [1:8] MD0 [1:8] R/W Undefined H'F8B0 8/16 bits Message data 1 [1:8] MD1 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 2 [1:8] MD2 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 3 [1:8] MD3 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 4 [1:8] MD4 [1:8] R/W Undefined H'F8D0 8/16 bits Message data 5 [1:8] MD5 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 6 [1:8] MD6 [1:8] R/W Undefined H'F8E8 8/16 bits Message data 7 [1:8] MD7 [1:8] R/W Undefined H'F8F0 8/16 bits	Message control 11 [1:8]	MC11 [1:8]	R/W	Undefined	H'F878	8/16 bits
Message control 14 [1:8] MC14 [1:8] R/W Undefined H'F890 8/16 bits Message control 15 [1:8] MC15 [1:8] R/W Undefined H'F898 8/16 bits Message data 0 [1:8] MD0 [1:8] R/W Undefined H'F8B0 8/16 bits Message data 1 [1:8] MD1 [1:8] R/W Undefined H'F8B8 8/16 bits Message data 2 [1:8] MD2 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 3 [1:8] MD3 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 4 [1:8] MD4 [1:8] R/W Undefined H'F8D0 8/16 bits Message data 5 [1:8] MD5 [1:8] R/W Undefined H'F8D0 8/16 bits Message data 6 [1:8] MD6 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 7 [1:8] MD7 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 9 [1:8] MD8 [1:8] R/W Undefined H'F8F8 8/16 bits	Message control 12 [1:8]	MC12 [1:8]	R/W	Undefined	H'F880	8/16 bits
Message control 15 [1:8] MC15 [1:8] R/W Undefined H'F898 8/16 bits Message data 0 [1:8] MD0 [1:8] R/W Undefined H'F8B0 8/16 bits Message data 1 [1:8] MD1 [1:8] R/W Undefined H'F8B8 8/16 bits Message data 2 [1:8] MD2 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 3 [1:8] MD3 [1:8] R/W Undefined H'F8C8 8/16 bits Message data 4 [1:8] MD4 [1:8] R/W Undefined H'F8D0 8/16 bits Message data 5 [1:8] MD5 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 7 [1:8] MD6 [1:8] R/W Undefined H'F8E8 8/16 bits Message data 8 [1:8] MD8 [1:8] R/W Undefined H'F8E8 8/16 bits Message data 9 [1:8] MD9 [1:8] R/W Undefined H'F8F8 8/16 bits Message data 10 [1:8] MD10 [1:8] R/W Undefined H'F900 8/16 bits Mes	Message control 13 [1:8]	MC13 [1:8]	R/W	Undefined	H'F888	8/16 bits
Message data 0 [1:8] MD0 [1:8] R/W Undefined H'F8B0 8/16 bits Message data 1 [1:8] MD1 [1:8] R/W Undefined H'F8B8 8/16 bits Message data 2 [1:8] MD2 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 3 [1:8] MD3 [1:8] R/W Undefined H'F8C8 8/16 bits Message data 4 [1:8] MD4 [1:8] R/W Undefined H'F8D0 8/16 bits Message data 5 [1:8] MD5 [1:8] R/W Undefined H'F8D8 8/16 bits Message data 6 [1:8] MD6 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 7 [1:8] MD7 [1:8] R/W Undefined H'F8E8 8/16 bits Message data 8 [1:8] MD8 [1:8] R/W Undefined H'F8F0 8/16 bits Message data 9 [1:8] MD9 [1:8] R/W Undefined H'F9F0 8/16 bits Message data 10 [1:8] MD10 [1:8] R/W Undefined H'F908 8/16 bits Message	Message control 14 [1:8]	MC14 [1:8]	R/W	Undefined	H'F890	8/16 bits
Message data 1 [1:8] MD1 [1:8] R/W Undefined H'F8B8 8/16 bits Message data 2 [1:8] MD2 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 3 [1:8] MD3 [1:8] R/W Undefined H'F8C8 8/16 bits Message data 4 [1:8] MD4 [1:8] R/W Undefined H'F8D0 8/16 bits Message data 5 [1:8] MD5 [1:8] R/W Undefined H'F8D8 8/16 bits Message data 6 [1:8] MD6 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 7 [1:8] MD7 [1:8] R/W Undefined H'F8F0 8/16 bits Message data 8 [1:8] MD8 [1:8] R/W Undefined H'F8F8 8/16 bits Message data 9 [1:8] MD9 [1:8] R/W Undefined H'F900 8/16 bits Message data 10 [1:8] MD11 [1:8] R/W Undefined H'F908 8/16 bits Message data 12 [1:8] MD12 [1:8] R/W Undefined H'F910 8/16 bits Messag	Message control 15 [1:8]	MC15 [1:8]	R/W	Undefined	H'F898	8/16 bits
Message data 2 [1:8] MD2 [1:8] R/W Undefined H'F8C0 8/16 bits Message data 3 [1:8] MD3 [1:8] R/W Undefined H'F8C8 8/16 bits Message data 4 [1:8] MD4 [1:8] R/W Undefined H'F8D0 8/16 bits Message data 5 [1:8] MD5 [1:8] R/W Undefined H'F8D8 8/16 bits Message data 6 [1:8] MD6 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 7 [1:8] MD7 [1:8] R/W Undefined H'F8F0 8/16 bits Message data 8 [1:8] MD8 [1:8] R/W Undefined H'F8F8 8/16 bits Message data 9 [1:8] MD9 [1:8] R/W Undefined H'F900 8/16 bits Message data 10 [1:8] MD10 [1:8] R/W Undefined H'F908 8/16 bits Message data 12 [1:8] MD12 [1:8] R/W Undefined H'F910 8/16 bits Message data 13 [1:8] MD13 [1:8] R/W Undefined H'F918 8/16 bits Mess	Message data 0 [1:8]	MD0 [1:8]	R/W	Undefined	H'F8B0	8/16 bits
Message data 3 [1:8] MD3 [1:8] R/W Undefined H'F8C8 8/16 bits Message data 4 [1:8] MD4 [1:8] R/W Undefined H'F8D0 8/16 bits Message data 5 [1:8] MD5 [1:8] R/W Undefined H'F8D8 8/16 bits Message data 6 [1:8] MD6 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 7 [1:8] MD7 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 8 [1:8] MD8 [1:8] R/W Undefined H'F8F0 8/16 bits Message data 9 [1:8] MD9 [1:8] R/W Undefined H'F9F8 8/16 bits Message data 10 [1:8] MD10 [1:8] R/W Undefined H'F900 8/16 bits Message data 11 [1:8] MD11 [1:8] R/W Undefined H'F910 8/16 bits Message data 12 [1:8] MD13 [1:8] R/W Undefined H'F918 8/16 bits Message data 14 [1:8] MD14 [1:8] R/W Undefined H'F920 8/16 bits Me	Message data 1 [1:8]	MD1 [1:8]	R/W	Undefined	H'F8B8	8/16 bits
Message data 4 [1:8] MD4 [1:8] R/W Undefined H'F8D0 8/16 bits Message data 5 [1:8] MD5 [1:8] R/W Undefined H'F8D8 8/16 bits Message data 6 [1:8] MD6 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 7 [1:8] MD7 [1:8] R/W Undefined H'F8E8 8/16 bits Message data 8 [1:8] MD8 [1:8] R/W Undefined H'F8F0 8/16 bits Message data 9 [1:8] MD9 [1:8] R/W Undefined H'F8F8 8/16 bits Message data 10 [1:8] MD10 [1:8] R/W Undefined H'F900 8/16 bits Message data 11 [1:8] MD11 [1:8] R/W Undefined H'F910 8/16 bits Message data 13 [1:8] MD13 [1:8] R/W Undefined H'F918 8/16 bits Message data 15 [1:8] MD14 [1:8] R/W Undefined H'F920 8/16 bits	Message data 2 [1:8]	MD2 [1:8]	R/W	Undefined	H'F8C0	8/16 bits
Message data 5 [1:8] MD5 [1:8] R/W Undefined H'F8D8 8/16 bits Message data 6 [1:8] MD6 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 7 [1:8] MD7 [1:8] R/W Undefined H'F8E8 8/16 bits Message data 8 [1:8] MD8 [1:8] R/W Undefined H'F8F0 8/16 bits Message data 9 [1:8] MD9 [1:8] R/W Undefined H'F8F8 8/16 bits Message data 10 [1:8] MD10 [1:8] R/W Undefined H'F900 8/16 bits Message data 11 [1:8] MD11 [1:8] R/W Undefined H'F908 8/16 bits Message data 12 [1:8] MD12 [1:8] R/W Undefined H'F910 8/16 bits Message data 13 [1:8] MD13 [1:8] R/W Undefined H'F920 8/16 bits Message data 15 [1:8] MD15 [1:8] R/W Undefined H'F928 8/16 bits	Message data 3 [1:8]	MD3 [1:8]	R/W	Undefined	H'F8C8	8/16 bits
Message data 6 [1:8] MD6 [1:8] R/W Undefined H'F8E0 8/16 bits Message data 7 [1:8] MD7 [1:8] R/W Undefined H'F8E8 8/16 bits Message data 8 [1:8] MD8 [1:8] R/W Undefined H'F8F0 8/16 bits Message data 9 [1:8] MD9 [1:8] R/W Undefined H'F9F8 8/16 bits Message data 10 [1:8] MD10 [1:8] R/W Undefined H'F900 8/16 bits Message data 11 [1:8] MD11 [1:8] R/W Undefined H'F908 8/16 bits Message data 12 [1:8] MD12 [1:8] R/W Undefined H'F910 8/16 bits Message data 13 [1:8] MD13 [1:8] R/W Undefined H'F918 8/16 bits Message data 14 [1:8] MD14 [1:8] R/W Undefined H'F920 8/16 bits Message data 15 [1:8] MD15 [1:8] R/W Undefined H'F928 8/16 bits	Message data 4 [1:8]	MD4 [1:8]	R/W	Undefined	H'F8D0	8/16 bits
Message data 7 [1:8] MD7 [1:8] R/W Undefined H'F8E8 8/16 bits Message data 8 [1:8] MD8 [1:8] R/W Undefined H'F8F0 8/16 bits Message data 9 [1:8] MD9 [1:8] R/W Undefined H'F8F8 8/16 bits Message data 10 [1:8] MD10 [1:8] R/W Undefined H'F900 8/16 bits Message data 11 [1:8] MD11 [1:8] R/W Undefined H'F908 8/16 bits Message data 12 [1:8] MD12 [1:8] R/W Undefined H'F910 8/16 bits Message data 13 [1:8] MD13 [1:8] R/W Undefined H'F918 8/16 bits Message data 14 [1:8] MD14 [1:8] R/W Undefined H'F920 8/16 bits Message data 15 [1:8] MD15 [1:8] R/W Undefined H'F928 8/16 bits	Message data 5 [1:8]	MD5 [1:8]	R/W	Undefined	H'F8D8	8/16 bits
Message data 8 [1:8] MD8 [1:8] R/W Undefined H'F8F0 8/16 bits Message data 9 [1:8] MD9 [1:8] R/W Undefined H'F8F8 8/16 bits Message data 10 [1:8] MD10 [1:8] R/W Undefined H'F900 8/16 bits Message data 11 [1:8] MD11 [1:8] R/W Undefined H'F908 8/16 bits Message data 12 [1:8] MD12 [1:8] R/W Undefined H'F910 8/16 bits Message data 13 [1:8] MD13 [1:8] R/W Undefined H'F918 8/16 bits Message data 14 [1:8] MD14 [1:8] R/W Undefined H'F920 8/16 bits Message data 15 [1:8] MD15 [1:8] R/W Undefined H'F928 8/16 bits	Message data 6 [1:8]	MD6 [1:8]	R/W	Undefined	H'F8E0	8/16 bits
Message data 9 [1:8] MD9 [1:8] R/W Undefined H'F8F8 8/16 bits Message data 10 [1:8] MD10 [1:8] R/W Undefined H'F900 8/16 bits Message data 11 [1:8] MD11 [1:8] R/W Undefined H'F908 8/16 bits Message data 12 [1:8] MD12 [1:8] R/W Undefined H'F910 8/16 bits Message data 13 [1:8] MD13 [1:8] R/W Undefined H'F918 8/16 bits Message data 14 [1:8] MD14 [1:8] R/W Undefined H'F920 8/16 bits Message data 15 [1:8] MD15 [1:8] R/W Undefined H'F928 8/16 bits	Message data 7 [1:8]	MD7 [1:8]	R/W	Undefined	H'F8E8	8/16 bits
Message data 10 [1:8] MD10 [1:8] R/W Undefined H'F900 8/16 bits Message data 11 [1:8] MD11 [1:8] R/W Undefined H'F908 8/16 bits Message data 12 [1:8] MD12 [1:8] R/W Undefined H'F910 8/16 bits Message data 13 [1:8] MD13 [1:8] R/W Undefined H'F918 8/16 bits Message data 14 [1:8] MD14 [1:8] R/W Undefined H'F920 8/16 bits Message data 15 [1:8] MD15 [1:8] R/W Undefined H'F928 8/16 bits	Message data 8 [1:8]	MD8 [1:8]	R/W	Undefined	H'F8F0	8/16 bits
Message data 11 [1:8] MD11 [1:8] R/W Undefined H'F908 8/16 bits Message data 12 [1:8] MD12 [1:8] R/W Undefined H'F910 8/16 bits Message data 13 [1:8] MD13 [1:8] R/W Undefined H'F918 8/16 bits Message data 14 [1:8] MD14 [1:8] R/W Undefined H'F920 8/16 bits Message data 15 [1:8] MD15 [1:8] R/W Undefined H'F928 8/16 bits	Message data 9 [1:8]	MD9 [1:8]	R/W	Undefined	H'F8F8	8/16 bits
Message data 12 [1:8] MD12 [1:8] R/W Undefined H'F910 8/16 bits Message data 13 [1:8] MD13 [1:8] R/W Undefined H'F918 8/16 bits Message data 14 [1:8] MD14 [1:8] R/W Undefined H'F920 8/16 bits Message data 15 [1:8] MD15 [1:8] R/W Undefined H'F928 8/16 bits	Message data 10 [1:8]	MD10 [1:8]	R/W	Undefined	H'F900	8/16 bits
Message data 13 [1:8] MD13 [1:8] R/W Undefined H'F918 8/16 bits Message data 14 [1:8] MD14 [1:8] R/W Undefined H'F920 8/16 bits Message data 15 [1:8] MD15 [1:8] R/W Undefined H'F928 8/16 bits	Message data 11 [1:8]	MD11 [1:8]	R/W	Undefined	H'F908	8/16 bits
Message data 14 [1:8] MD14 [1:8] R/W Undefined H'F920 8/16 bits Message data 15 [1:8] MD15 [1:8] R/W Undefined H'F928 8/16 bits	Message data 12 [1:8]	MD12 [1:8]	R/W	Undefined	H'F910	8/16 bits
Message data 15 [1:8] MD15 [1:8] R/W Undefined H'F928 8/16 bits	Message data 13 [1:8]	MD13 [1:8]	R/W	Undefined	H'F918	8/16 bits
	Message data 14 [1:8]	MD14 [1:8]	R/W	Undefined	H'F920	8/16 bits
Module stop control register C MSTPCRC R/W H'FF H'FDEA 8/16 bits	Message data 15 [1:8]	MD15 [1:8]	R/W	Undefined	H'F928	8/16 bits
	Module stop control register C	MSTPCRC	R/W	H'FF	H'FDEA	8/16 bits

Note: * Lower 16 bits of the address.

15.2 Register Descriptions

15.2.1 Master Control Register (MCR)

The master control register (MCR) is an 8-bit readable/writable register that controls the CAN interface.

WICH									
Bit:	7	6	5	4	3	2	1	0	
	MCR7	_	MCR5	_	_	MCR2	MCR1	MCR0	Ī
Initial value:	0	0	0	0	0	0	0	1	•
R/W:	R/W	R	R/W	R	R	R/W	R/W	R/W	

Bit 7—HCAN Sleep Mode Release (MCR7): Enables or disables HCAN sleep mode release by bus operation.

Bit 7 MCR7	Description	
0	HCAN sleep mode release by CAN bus operation disabled	(Initial value)
1	HCAN sleep mode release by CAN bus operation enabled	

Bit 6—Reserved: This bit always reads 0. The write value should always be 0.

Bit 5—HCAN Sleep Mode (MCR5): Enables or disables HCAN sleep mode transition.

Bit 5 MCR5	Description	
0	HCAN sleep mode released	(Initial value)
1	Transition to HCAN sleep mode enabled	

Bits 4 and 3—Reserved: These bits always read 0. The write value should always be 0.

Bit 2—Message Transmission Method (MCR2): Selects the transmission method for transmit messages.

Bit 2		
MCR2	Description	
0	Transmission order determined by message identifier priority	(Initial value)
1	Transmission order determined by mailbox (buffer) number priority	(TXPR1 > TXPR15)

Bit 1—Halt Request (MCR1): Controls halting of the HCAN module.

Bit 1 MCR1	Description	
0	HCAN normal operating mode	(Initial value)
1	HCAN halt mode transition request	

Bit 0—Reset Request (MCR0): Controls resetting of the HCAN module.

Bit 0 MCR0	Description	
0	Normal operating mode (MCR0 = 0 and GSR3 = 0)	_
	[Setting condition] When 0 is written after an HCAN reset	
1	HCAN reset mode transition request	(Initial value)

In order for GSR3 to change from 1 to 0 after 0 is written to MCR0, time is required before the HCAN is internally reset. There is consequently a delay before GSR3 is cleared to 0 after MCR0 is cleared to 0.

15.2.2 General Status Register (GSR)

The general status register (GSR) is an 8-bit readable register that indicates the status of the CAN bus.

GSR Bit: 7 6 5 4 3 2 1 0 GSR₃ GSR2 GSR₁ GSR0 Initial value: 0 0 0 0 R/W: R R R R R R R R

Bits 7 to 4—Reserved: These bits always read 0.

Bit 3—Reset Status Bit (GSR3): Indicates whether the HCAN module is in the normal operating state or the reset state. This bit cannot be written to.

Bit 3		
GSR3	Description	
0	Normal operating state	
	[Setting condition]	
	After an HCAN internal reset	
1	Configuration mode	
	[Reset condition] MCR0 reset mode and sleep mode	(Initial value)

Bit 2—Message Transmission Status Flag (GSR2): Flag that indicates whether the module is currently in the message transmission period. The "message transmission period" is the period from the start of message transmission (SOF) until the end of a 3-bit intermission interval after EOF (End of Frame). This bit cannot be written to.

Bit 2 GSR2	Description	
0	Message transmission period	
1	[Reset Condition] Idle period	(Initial value)

Bit 1—Transmit/Receive Warning Flag (GSR1): Flag that indicates an error warning. This bit cannot be written to.

Bit 1 GSR1	Description	
0	[Reset condition] When TEC $<$ 96 and REC $<$ 96 or TEC \ge 256	(Initial value)
1	When TEC ≥ 96 or REC ≥ 96	

Bit 0—Bus Off Flag (GSR0): Flag that indicates the bus off state. This bit cannot be written to.

Bit 0 GSR0	Description	
0	[Reset condition] Recovery from bus off state	(Initial value)
1	When TEC ≥ 256 (bus off state)	

15.2.3 Bit Configuration Register (BCR)

The bit configuration register (BCR) is a 16-bit readable/writable register that is used to set CAN bit timing parameters and the baud rate prescaler.

BCR								
Bit:	15	14	13	12	11	10	9	8
	BCR7	BCR6	BCR5	BCR4	BCR3	BCR2	BCR1	BCR0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1	0
	BCR15	BCR14	BCR13	BCR12	BCR11	BCR10	BCR9	BCR8
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits 15 and 14—Resynchronization Jump Width (SJW): These bits set the bit synchronization range.

Bit 15 BCR7	Bit 14 BCR6	Description	
0	0	Bit synchronization width = 1 time quantum	(Initial value)
	1	Bit synchronization width = 2 time quanta	
1	0	Bit synchronization width = 3 time quanta	
	1	Bit synchronization width = 4 time quanta	

Bits 13 to 8—Baud Rate Prescaler (BRP): These bits are used to set the CAN bus baud rate.

Bit 13 BCR5	Bit 12 BCR4	Bit 11 BCR3	Bit 10 BCR2	Bit 9 BCR1	Bit 8 BCR0	Description	
0	0	0	0	0	0	2 × system clock	(Initial value)
0	0	0	0	0	1	4 × system clock	
0	0	0	0	1	0	6 × system clock	
	٠	•					
•	•				•	•	
•	٠		•	•	•		
1	1	1	1	1	1	128 × system clock	

Bit 7—Bit Sample Point (BSP): Sets the point at which data is sampled.

Bit 7		
BCR15	Description	
0	Bit sampling at one point (end of time segment 1 (TSEG1))	(Initial value)
1	Bit sampling at three points (end of TSEG1 and preceding and follow	ving time quantum)

Bits 6 to 4—Time Segment 2 (TSEG2): These bits are used to set the segment for correcting 1-bit time error. A value from 2 to 8 can be set.

Bit 6 BCR14	Bit 5 BCR13	Bit 4 BCR12	Description	
0	0	0	Setting prohibited	(Initial value)
		1	TSEG2 = 2 time quanta	
	1	0	TSEG2 = 3 time quanta	
		1	TSEG2 = 4 time quanta	
1	0	0	TSEG2 = 5 time quanta	
		1	TSEG2 = 6 time quanta	
	1	0	TSEG2 = 7 time quanta	
		1	TSEG2 = 8 time quanta	

Bits 3 to 0—Time Segment 1 (TSEG1): These bits are used to set the segment for absorbing output buffer, CAN bus, and input buffer delay. A value of 1 or 4 to 16 can be set.

Bit 3 BCR11	Bit 2 BCR10	Bit 1 BCR9	Bit 0 BCR8	Description	
0	0	0	0	Setting prohibited	(Initial value)
0	0	0	1	Setting prohibited	
0	0	1	0	Setting prohibited	
0	0	1	1	TSEG1 = 4 time quanta	
0	1	0	0	TSEG1 = 5 time quanta	
•		•			
			•	•	
•	•	•		•	
1	1	1	1	TSEG1 = 16 time quanta	

15.2.4 Mailbox Configuration Register (MBCR)

The mailbox configuration register (MBCR) is a 16-bit readable/writable register that is used to set mailbox (buffer) transmission/reception.

MBCR									
Bit:	15	14	13	12	11	10	9	8	
	MBCR7	MBCR6	MBCR5	MBCR4	MBCR3	MBCR2	MBCR1		
Initial value:	0	0	0	0	0	0	0	1	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	
Bit:	7	6	5	4	3	2	1	0	
	MBCR15	MBCR14	MBCR13	MBCR12	MBCR11	MBCR10	MBCR9	MBCR8	
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bits 15 to 9 and 7 to 0—Mailbox Setting Register: These bits set the polarity of the corresponding mailboxes.

Bit y MBCRx	Description				
0	Corresponding mailbox is set for transmission	(Initial value)			
1	Corresponding mailbox is set for reception				
		(x = 15 to 1, y = 15 to 9 and 7 to 0			

15.2.5 **Transmit Wait Register (TXPR)**

The transmit wait register (TXPR) is a 16-bit readable/writable register that is used to set a transmit wait after a transmit message is stored in a mailbox (buffer) (CAN bus arbitration wait).

TXPR								
Bit:	15	14	13	12	11	10	9	8
	TXPR7	TXPR6	TXPR5	TXPR4	TXPR3	TXPR2	TXPR1	_
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
Bit:	7	6	5	4	3	2	1	0
	TXPR15	TXPR14	TXPR13	TXPR12	TXPR11	TXPR10	TXPR9	TXPR8
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits 15 to 9 and 7 to 0—Transmit Wait Register: These bits set a transmit wait for the corresponding mailboxes.

Bit y TXPRx	Description							
0	Transmit message idle state in corresponding mailbox (Initial value							
	[Clearing condition] Message transmission completion and cancellation completion							
1	Transmit message transmit wait in corresponding mailbox (CAN bus arbitration)							
	(x = 15 to 1, y =	: 15 to 9 and 7 to 0)						

TVCD

15.2.6 Transmit Wait Cancel Register (TXCR)

The transmit wait cancel register (TXCR) is a 16-bit readable/writable register that controls cancellation of transmit wait messages in mailboxes (buffers).

IXCH								
Bit:	15	14	13	12	11	10	9	8
	TXCR7	TXCR6	TXCR5	TXCR4	TXCR3	TXCR2	TXCR1	_
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
Bit:	7	6	5	4	3	2	1	0
	TXCR15	TXCR14	TXCR13	TXCR12	TXCR11	TXCR10	TXCR9	TXCR8
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits 15 to 9 and 7 to 0—Transmit Wait Cancel Register: These bits control cancellation of transmit wait messages in the corresponding HCAN mailboxes.

Bit y TXCRx	Description
0	Transmit message cancellation idle state in corresponding mailbox (Initial value)
	[Clearing condition] Completion of TXPR clearing (when transmit message is canceled normally)
1	TXPR cleared for corresponding mailbox (transmit message cancellation)
	(x = 15 to 1, y = 15 to 9 and 7 to 0)

TYACK

15.2.7 Transmit Acknowledge Register (TXACK)

The transmit acknowledge register (TXACK) is a 16-bit readable/writable register containing status flags that indicate normal transmission of mailbox (buffer) transmit messages.

IXACK								
Bit:	15	14	13	12	11	10	9	8
	TXACK7	TXACK6	TXACK5	TXACK4	TXACK3	TXACK2	TXACK1	_
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	_
Bit:	7	6	5	4	3	2	1	0
	TXACK15	TXACK14	TXACK13	TXACK12	TXACK11	TXACK10	TXACK9	TXACK8
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only a write of 1 is permitted, to clear the flag.

Bits 15 to 9 and 7 to 0—Transmit Acknowledge Register: These bits indicate that a transmit message in the corresponding HCAN mailbox has been transmitted normally.

TXACKx	Description
0	[Clearing condition] (Initial value) Writing 1
1	Completion of message transmission for corresponding mailbox
	(x = 15 to 1, y = 15 to 9 and 7 to 0

ADACK

15.2.8 Abort Acknowledge Register (ABACK)

The abort acknowledge register (ABACK) is a 16-bit readable/writable register containing status flags that indicate normal cancellation (aborting) of a mailbox (buffer) transmit messages.

ABACK								
Bit:	15	14	13	12	11	10	9	8
	ABACK7	ABACK6	ABACK5	ABACK4	ABACK3	ABACK2	ABACK1	_
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	_
Bit:	7	6	5	4	3	2	1	0
	ABACK15	ABACK14	ABACK13	ABACK12	ABACK11	ABACK10	ABACK9	ABACK8
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only a write of 1 is permitted, to clear the flag.

Bits 15 to 9 and 7 to 0—Abort Acknowledge Register: These bits indicate that a transmit message in the corresponding mailbox has been canceled (aborted) normally.

Bit y ABACKx	Description	
0	[Clearing condition] Writing 1	(Initial value)
1	Completion of transmit message cancellation for corresponding mailbox	
	(x = 15 to 1, y = 15 to	9 and 7 to 0)

Receive Complete Register (RXPR) 15.2.9

The receive complete register (RXPR) is a 16-bit readable/writable register containing status flags that indicate normal reception of messages (data frame or remote frame) in mailboxes (buffers). When receiving a remote frame, the corresponding remote-request register (REPR) is also set at the same time.

15	14	13	12	11	10	9	8
RXPR7	RXPR6	RXPR5	RXPR4	RXPR3	RXPR2	RXPR1	RXPR0
0	0	0	0	0	0	0	0
R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
7	6	5	4	3	2	1	0
RXPR15	RXPR14	RXPR13	RXPR12	RXPR11	RXPR10	RXPR9	RXPR8
0	0	0	0	0	0	0	0
R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
	RXPR7 0 R/(W)* 7 RXPR15 0	RXPR7 RXPR6 0 0 R/(W)* R/(W)* 7 6 RXPR15 RXPR14 0 0	RXPR7 RXPR6 RXPR5 0 0 0 R/(W)* R/(W)* R/(W)* 7 6 5 RXPR15 RXPR14 RXPR13 0 0 0	RXPR7 RXPR6 RXPR5 RXPR4 0 0 0 0 R/(W)* R/(W)* R/(W)* R/(W)* 7 6 5 4 RXPR15 RXPR14 RXPR13 RXPR12 0 0 0 0	RXPR7 RXPR6 RXPR5 RXPR4 RXPR3 0 0 0 0 0 R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* 7 6 5 4 3 RXPR15 RXPR14 RXPR13 RXPR12 RXPR11 0 0 0 0 0	RXPR7 RXPR6 RXPR5 RXPR4 RXPR3 RXPR2 0 0 0 0 0 0 R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* 7 6 5 4 3 2 RXPR15 RXPR14 RXPR13 RXPR12 RXPR11 RXPR10 0 0 0 0 0 0	RXPR7 RXPR6 RXPR5 RXPR4 RXPR3 RXPR2 RXPR1 0 0 0 0 0 0 0 R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* 7 6 5 4 3 2 1 RXPR15 RXPR14 RXPR13 RXPR12 RXPR11 RXPR10 RXPR9 0 0 0 0 0 0 0

Note: * Only a write of 1 is permitted, to clear the flag.

Bits 15 to 0—Receive Complete Register: These bits indicate that a receive message has been received normally in the corresponding mailbox.

Bit x RXPRx	Description	
0	[Clearing condition] Writing 1	(Initial value)
1	Completion of message (data frame or remote frame) r mailbox	eception in corresponding
		(x = 15 to 0)

15.2.10 Remote Request Register (RFPR)

The remote request register (RFPR) is a 16-bit readable/writable register containing status flags that indicate normal reception of remote frames in mailboxes (buffers). When this bit is set, the corresponding receive-completed bit is set the same time.

RFPR								
Bit:	15	14	13	12	11	10	9	8
	RFPR7	RFPR6	RFPR5	RFPR4	RFPR3	RFPR2	RFPR1	RFPR0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/(W)*							
Bit:	7	6	5	4	3	2	1	0
	RFPR15	RFPR14	RFPR13	RFPR12	RFPR11	RFPR10	RFPR9	RFPR8
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/(W)*							

Note: * Only a write of 1 is permitted, to clear the flag.

Bits 15 to 0—Remote Request Register: These bits indicate that a remote frame has been received normally in the corresponding mailbox.

Bit x RFPRx	Description	
0	[Clearing condition] Writing 1	(Initial value)
1	Completion of remote frame reception in corresponding mailbox	
		(x = 15 to 0)

15.2.11 Interrupt Register (IRR)

The interrupt register (IRR) is a 16-bit readable/writable register containing status flags for the various interrupt sources.

IRR								
Bit:	15	14	13	12	11	10	9	8
	IRR7	IRR6	IRR5	IRR4	IRR3	IRR2	IRR1	IRR0
Initial value:	0	0	0	0	0	0	0	1
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/(W)*
Bit:	7	6	5	4	3	2	1	0
	_	_	_	IRR12	_	_	IRR9	IRR8
Initial value:	0	0	0	0	0	0	0	0
R/W:	_	_	_	R/(W)*	_	_	R	R/(W)*

Note: * Only a write of 1 is permitted, to clear the flag.

Bit 15—Overload Frame Interrupt Flag: Status flag indicating that the HCAN has transmitted an overload frame.

Bit 15 IRR7	Description	
0	[Clearing condition] Writing 1	(Initial value)
1	Overload frame transmission [Setting conditions] When overload frame is transmitted	

Bit 14—Bus Off Interrupt Flag: Status flag indicating the bus off state caused by the transmit error counter.

Bit 14 IRR6	Description	
0	[Clearing condition] Writing 1	(Initial value)
1	Bus off state caused by transmit error [Setting condition] When TEC ≥ 256	

Bit 13—Error Passive Interrupt Flag: Status flag indicating the error passive state caused by the transmit/receive error counter.

Bit 13 IRR5	Description	
0	[Clearing condition] Writing 1	(Initial value)
1	Error passive state caused by transmit/receive error [Setting condition] When TEC ≥ 128 or REC ≥ 128	

Bit 12—Receive Overload Warning Interrupt Flag: Status flag indicating the error warning state caused by the receive error counter.

Bit 12 IRR4	Description	
0	[Clearing condition] Writing 1	(Initial value)
1	Error warning state caused by receive error [Setting condition] When REC \geq 96	

Bit 11—Transmit Overload Warning Interrupt Flag: Status flag indicating the error warning state caused by the transmit error counter.

Bit 11 IRR3	Description	
0	[Clearing condition] Writing 1	(Initial value)
1	Error warning state caused by transmit error [Setting condition] When TEC \geq 96	

Bit 10—Remote Frame Request Interrupt Flag: Status flag indicating that a remote frame has been received in a mailbox (buffer).

Bit 10	
IRR2	Description
0	[Clearing condition] (Initial value) Clearing of all bits in RFPR (remote request register) of the mailbox, which enables the receive interrupt requests in the MBIMR
1	Remote frame received and stored in mailbox [Setting conditions] When remote frame reception is completed, when corresponding MBIMR = 0

Bit 9—Receive Message Interrupt Flag: Status flag indicating that a mailbox (buffer) receive message has been received normally.

Bit 9 IRR1	Description
0	[Clearing condition] (Initial value) Clearing of all bits in RXPR (receive complete register) of the mailbox, which enables the receive interrupt requests in the MBIMR
1	Data frame or remote frame received and stored in mailbox [Setting conditions] When data frame or remote frame reception is completed, when corresponding MBIMR = 0

Bit 8—Reset Interrupt Flag: Status flag indicating that the HCAN module has been reset. This bit cannot be masked by the interrupt mask register (IMR). When this bit is not cleared after a reset input or recovery from software standby mode, this bit executes the interrupt processing immediately by enabling an interrupt by the interrupt controller.

Bit 8 IRR0	Description	
0	[Clearing condition] Writing 1	•
1	Hardware reset (HCAN module stop*, software standby)	(Initial value)
	[Setting condition] When reset processing is completed after a hardware reset (HCA software standby)	N module stop*,

Note: * After reset or hardware standby release, the module stop bit is initialized to 1, and so the HCAN enters the module stop state.

Bits 7 to 5, 3, and 2—Reserved: These bits always read 0. The write value should always be 0.

Bit 4—Bus Operation Interrupt Flag: Status flag indicating detection of a dominant bit due to bus operation when the HCAN module is in HCAN sleep mode.

Bit 4 IRR12	Description	
0	CAN bus idle state	(Initial value)
	[Clearing condition] Writing 1	
1	CAN bus operation in HCAN sleep mode	
	[Setting condition] Bus operation (dominant bit detection) in HCAN sleep mode	

Bit 1—Unread Interrupt Flag: Status flag indicating that a receive message has been overwritten while still unread.

Bit 1 IRR9	Description	
0	[Clearing condition] Clearing of all bits in UMSR (unread message status register)	(Initial value)
1	Unread message overwrite	
	[Setting condition] When UMSR (unread message status register) is set	

Bit 0—Mailbox Empty Interrupt Flag: Status flag indicating that the next transmit message can be stored in the mailbox.

Bit 0	Description	
IRR8	Description	
0	[Clearing condition] Writing 1	(Initial value)
1	Transmit message has been transmitted or aborted, and new	message can be stored
	[Setting condition] When TXPR (transmit wait register) is cleared by completion of completion of transmission abort	of transmission or

MOIMO

Mailbox Interrupt Mask Register (MBIMR)

The mailbox interrupt mask register (MBIMR) is a 16-bit readable/writable register containing flags that enable or disable individual mailbox (buffer) interrupt requests.

MRIMK								
Bit:	15	14	13	12	11	10	9	8
	MBIMR7	MBIMR6	MBIMR5	MBIMR4	MBIMR3	MBIMR2	MBIMR1	MBIMR0
Initial value:	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1	0
	MBIMR15	MBIMR14	MBIMR13	MBIMR12	MBIMR11	MBIMR10	MBIMR9	MBIMR8
Initial value:	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits 15 to 0—Mailbox Interrupt Mask (MBIMRx): Flags that enable or disable individual mailbox interrupt requests.

Bit x MBIMRx	Description	
0	[Transmitting] Interrupt request to CPU due to TXPR clearing	
	[Receiving] Interrupt request to CPU due to RXPR setting	
1	Interrupt requests to CPU disabled	(Initial value)
		(y - 15 to 0)

15.2.13 Interrupt Mask Register (IMR)

The interrupt mask register (IMR) is a 16-bit readable/writable register containing flags that enable or disable requests by individual interrupt sources.

IMR								
Bit:	15	14	13	12	11	10	9	8
	IMR7	IMR6	IMR5	IMR4	IMR3	IMR2	IMR1	_
Initial value:	1	1	1	1	1	1	1	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
Bit:	7	6	5	4	3	2	1	0
	_	_	_	IMR12	_	_	IMR9	IMR8
Initial value:	1	1	1	1	1	1	1	1
R/W:	_	_	_	R/W	_	_	R/W	R/W

Bit 15—Overload Frame/Bus Off Recovery Interrupt Mask: Enables or disables overload frame/bus off recovery interrupt requests.

Bit 15 IMR7	Description
0	Overload frame/bus off recovery interrupt request to CPU by IRR7 enabled
1	Overload frame/bus off recovery interrupt request to CPU by IRR7 disabled (Initial value)

Bit 14—Bus Off Interrupt Mask: Enables or disables bus off interrupt requests caused by the transmit error counter.

Bit 14 IMR6	Description	
0	Bus off interrupt request to CPU by IRR6 enabled	
1	Bus off interrupt request to CPU by IRR6 disabled	(Initial value)

Bit 13—Error Passive Interrupt Mask: Enables or disables error passive interrupt requests caused by the transmit/receive error counter.

Bit 13		
IMR5		
0	Error passive interrupt request to CPU by IRR5 enabled	
1	Error passive interrupt request to CPU by IRR5 disabled	(Initial value)

Bit 12—Receive Overload Warning Interrupt Mask: Enables or disables error warning interrupt requests caused by the receive error counter.

Bit 12		
IMR4		
0	REC error warning interrupt request to CPU by IRR4 enabled	
1	REC error warning interrupt request to CPU by IRR4 disabled	(Initial value)

Bit 11—Transmit Overload Warning Interrupt Mask: Enables or disables error warning interrupt requests caused by the transmit error counter.

Bit 11 IMR3	Decembries	
IIVINO	Description	
0	TEC error warning interrupt request to CPU by IRR3 enabled	
1	TEC error warning interrupt request to CPU by IRR3 disabled	(Initial value)

Bit 10—Remote Frame Request Interrupt Mask: Enables or disables remote frame reception interrupt requests.

Bit 10 IMR2	Description	
0	Remote frame reception interrupt request to CPU by IRR2 enabled	
1	Remote frame reception interrupt request to CPU by IRR2 disabled	(Initial value)

Bit 9—Receive Message Interrupt Mask: Enables or disables message reception interrupt requests.

Bit 9 IMR1	Description	
0	Message reception interrupt request to CPU by IRR1 enabled	
1	Message reception interrupt request to CPU by IRR1 disabled	(Initial value)

Bit 8—Reserved: This bit always reads 0. The write value should always be 0.

Bits 7 to 5, 3, and 2—Reserved: These bits always read 1. The write value should always be 1.

Bit 4—Bus Operation Interrupt Mask: Enables or disables interrupt requests due to bus operation in sleep mode.

Bit 4 IMR12	Description	
0	Bus operation interrupt request to CPU by IRR12 enabled	
1	Bus operation interrupt request to CPU by IRR12 disabled	(Initial value)

Bit 1—Unread Interrupt Mask: Enables or disables unread receive message overwrite interrupt requests.

Bit 1 IMR9	Description	
0	Unread message overwrite interrupt request to CPU by IRR9 enabled	
1	Unread message overwrite interrupt request to CPU by IRR9 disabled	(Initial value)

Bit 0—Mailbox Empty Interrupt Mask: Enables or disables mailbox empty interrupt requests.

Bit 0 IMR8	Description	
0	Mailbox empty interrupt request to CPU by IRR8 enabled	
1	Mailbox empty interrupt request to CPU by IRR8 disabled	(Initial value)

DE0

TEC

15.2.14 Receive Error Counter (REC)

The receive error counter (REC) is an 8-bit read-only register that functions as a counter indicating the number of receive message errors on the CAN bus. The count value is stipulated in the CAN protocol.

REC									
Bit:	7	6	5	4	3	2	1	0	
									Ī
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	R	

Transmit Error Counter (TEC) 15.2.15

The transmit error counter (TEC) is an 8-bit read-only register that functions as a counter indicating the number of transmit message errors on the CAN bus. The count value is stipulated in the CAN protocol.

IEC									
Bit:	7	6	5	4	3	2	1	0	
									Ī
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	R	

....

Unread Message Status Register (UMSR) 15.2.16

The unread message status register (UMSR) is a 16-bit readable/writable register containing status flags that indicate, for individual mailboxes (buffers), that a received message has been overwritten by a new receive message before being read. If a previously received message is overwritten by a newly received message, the old data will be lost.

UMSR								
Bit:	15	14	13	12	11	10	9	8
	UMSR7	UMSR6	UMSR5	UMSR4	UMSR3	UMSR2	UMSR1	UMSR0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/(W)*							
Bit:	7	6	5	4	3	2	1	0
	UMSR15	UMSR14	UMSR13	UMSR12	UMSR11	UMSR10	UMSR9	UMSR8
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/(W)*							

Note: * Only 1 can be written, to clear the flag.

Bits 15 to 0—Unread Message Status Flags (UMSRx): Status flags indicating that an unread receive message has been overwritten.

Bit x UMSRx	Description	
0	[Clearing condition] Writing 1	(Initial value)
1	Unread receive message is overwritten by a new message [Setting condition] When a new message is received before RXPR is cleared	

(x = 15 to 0)

Local Acceptance Filter Masks (LAFML, LAFMH)

The local acceptance filter masks (LAFML, LAFMH) are 16-bit readable/writable registers that filter receive messages to be stored in the receive-only mailbox (RX0) according to the identifier. In these registers, consist of LAFMH15 (MSB) to LAFMH5 (LSB) are 11 standard/extended identifier bits, and LAFMH1 (MSB) to LAFML0 (LSB) are 18 extended identifier bits.

Bit:	15	14	13	12	11	10	9	8
	LAFML7	LAFML6	LAFML5	LAFML4	LAFML3	LAFML2	LAFML1	LAFML0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1	0
	LAFML15	LAFML14	LAFML13	LAFML12	LAFML11	LAFML10	LAFML9	LAFML8
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

I AFMH

LAFML

Bit:	15	14	13	12	11	10	9	8
	LAFMH7	LAFMH6	LAFMH5	_	_	_	LAFMH1	LAFMH0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	_	_	_	R/W	R/W
Bit:	7	6	5	4	3	2	1	0
	LAFMH15	LAFMH14	LAFMH13	LAFMH12	LAFMH11	LAFMH10	LAFMH9	LAFMH8
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LAFMH Bits 7 to 0 and 15 to 13—11-Bit Identifier Filter (LAFMHx): Filter mask bits for the first 11 bits of the receive message identifier (for both standard and extended identifiers).

Bit y LAFMHx	Description
0	Stored in RX0 (receive-only mailbox) depending on bit match between RX0 message identifier and receive message identifier (Initial value)
1	Stored in RX0 (receive-only mailbox) regardless of bit match between RX0 message identifier and receive message identifier
	(x = 15 to 5, v = 15 to 13 and 7 to 0)

LAFMH Bits 12 to 10—Reserved: These bits always read 0. The write value should always be 0.

LAFMH Bits 9 and 8, LAFML bits 15 to 0—18-Bit Identifier Filter (LAFMHx, LAFMLy): Filter mask bits for the 18 bits of the receive message identifier (extended).

Bit y LAFMHx LAFMLy	Description
0	Stored in RX0 (receive-only mailbox) depending on bit match between RX0 message identifier and receive message identifier (Initial value)
1	Stored in RX0 (receive-only mailbox) regardless of bit match between RX0 message identifier and receive message identifier

15.2.18 Message Control (MC0 to MC15)

The message control register sets (MC0 to MC15) consist of eight 8-bit readable/writable registers (MCx[1] to MCx[8]). The HCAN has 16 sets of these registers (MC0 to MC15).

The initial value of these registers is undefined, so they must be initialized (by writing 0 or 1).

MCx [1]								
Bit:	7	6	5	4	3	2	1	0
	_	_	_	_	DLC3	DLC2	DLC1	DLC0
Initial value:	*	*	*	*	*	*	*	*
R/W:	_	_	_	_	_	_	_	_
MCx [2]								
Bit:	7	6	5	4	3	2	1	0
	_	_	_		_	_		_
Initial value:	*	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MCx [3]								
Bit:	7	6	5	4	3	2	1	0
	_			_	_		_	_
Initial value:	*	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MCx [4]								
Bit:	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_
Initial value:	*	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

*:Undefined

MCx [5]								
Bit:	7	6	5	4	3	2	1	0
	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16
Initial value:	*	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MCx [6]								
Bit:	7	6	5	4	3	2	1	0
	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
Initial value:	*	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MCx [7]								
Bit:	7	6	5	4	3	2	1	0
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
Initial value:	*	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MCx [8]								
Bit:	7	6	5	4	3	2	1	0
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID1	1 EXD_ID	10 EXD_ID	9 EXD_ID8
Initial value:	*	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
								Jndefined
							(x	= 15 to 0)

MCx[1] Bits 7 to 4—Reserved: The initial value of these bits is undefined; they must be initialized (by writing 0 or 1).

MCx[1] Bits 3 to 0—Data Length Code (DLC): These bits indicate the required length of data frames and remote frames.

Bit 3 DLC3	Bit 2 DLC2	Bit 1 DLC1	Bit 0 DLC0	Description
0	0	0	0	Data length = 0 bytes
			1	Data length = 1 byte
		1	0	Data length = 2 bytes
			1	Data length = 3 bytes
	1	0	0	Data length = 4 bytes
			1	Data length = 5 bytes
		1	0	Data length = 6 bytes
			1	Data length = 7 bytes
1	0/1	0/1	0/1	Data length = 8 bytes

MCx[2] Bits 7 to 0—Reserved: The initial value of these bits is undefined; they must be initialized (by writing 0 or 1).

MCx[3] Bits 7 to 0—Reserved: The initial value of these bits is undefined; they must be initialized (by writing 0 or 1).

MCx[4] Bits 7 to 0—Reserved: The initial value of these bits is undefined; they must be initialized (by writing 0 or 1).

MCx[6] Bits 7 to 0—Standard Identifier (STD_ID10 to STD_ID3): MCx[5] Bits 7 to 5—Standard Identifier (STD_ID2 to STD_ID0):

These bits set the identifier (standard identifier) of data frames and remote frames.




Figure 15.2 Standard Identifier

MCx[5] Bit 4—Remote Transmission Request (RTR): Used to distinguish between data frames and remote frames.

Bit 4 RTR	Description
0	Data frame
1	Remote frame

MCx[5] Bit 3—Identifier Extension (IDE): Used to distinguish between the standard format and extended format of data frames and remote frames.

Bit 3 IDE	Description
0	Standard format
1	Extended format

MCx[5] Bit 2—Reserved: The initial value of this bit is undefined; it must be initialized (by writing 0 or 1).

MCx[5] Bits 1 and 0—Extended Identifier (EXD_ID17, EXD_ID16): MCx[8] Bits 7 to 0—Extended Identifier (EXD_ID15 to EXD_ID8): MCx[7] Bits 7 to 0—Extended Identifier (EXD_ID7 to EXD_ID0):

These bits set the identifier (extended identifier) of data frames and remote frames.




Figure 15.3 Extended Identifier

15.2.19 Message Data (MD0 to MD15)

The message data register sets (MD0 to MD15) consist of eight 8-bit readable/writable registers (MDx[1] to MDx[8]). The HCAN has 16 sets of these registers (MD0 to MD15).

The initial value of these registers is undefined, so they must be initialized (by writing 0 or 1).

MDx [1]	MSG_DATA_1 (8 bits)
MDx [2]	MSG_DATA_2 (8 bits)
MDx [3]	MSG_DATA_3 (8 bits)
MDx [4]	MSG_DATA_4 (8 bits)
MDx [5]	MSG_DATA_5 (8 bits)
MDx [6]	MSG_DATA_6 (8 bits)
MDx [7]	MSG_DATA_7 (8 bits)
MDx [8]	MSG_DATA_8 (8 bits)
	(y - 15 to 0)

(x = 15 to 0)

15.2.20 Module Stop Control Register C (MSTPCRC)

Bit:	7	6	5	4	3	2	1	0
	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0
Initial value:	1	1	1	1	1	1	1	1
R/W:	R/W							

MSTPCRC is an 8-bit readable/writable register that performs module stop mode control.

When the MSTPC3 bit is set to 1, HCAN operation is stopped at the end of the bus cycle, and module stop mode is entered. Register read/write accesses are not possible in module stop mode. For details, see section 22.5, Module Stop Mode.

MSTPCRC is initialized to H'FF by a reset, and in hardware standby mode. It is not initialized in software standby mode.

Bit 3—Module Stop (MSTPC3): Specifies the HCAN module stop mode.

Bit 3	
MSTPC3	Description

WIG II GO	Description	
0	HCAN module stop mode is cleared	
1	HCAN module stop mode is set	(Initial value)

15.3 Operation

This LSI device is equipped with 2-channel HCAN modules, which are controlled independently. Both modules have identical specifications, and they are controlled in the same manner.

15.3.1 Hardware and Software Resets

The HCAN can be reset by a hardware reset or software reset.

Hardware Reset (HCAN Module Stop, Reset*, Hardware*/Software Standby): Initialization is performed by automatic setting of the MCR reset request bit (MCR0) in MCR and the reset state bit (GSR3) in GSR within the HCAN (hardware reset). At the same time, all internal registers are initialized. However mailbox contents are retained. A flowchart of this reset is shown in figure 15.4.

Note: * In a reset and in hardware standby mode, the module stop bit is initialized to 1 and the HCAN enters the module stop state.

Software Reset (Write to MCR0): In normal operation initialization is performed by setting the MCR reset request bit (MCR0) in MCR (Software reset). With this kind of reset, if the CAN controller is performing a communication operation (transmission or reception), the initialization state is not entered until the message has been completed. During initialization, the reset state bit (GSR3) in GSR is set. In this kind of initialization, the error counters (TEC and REC) are initialized but other registers and RAM (mailboxes) are not. A flowchart of this reset is shown in figure 15.5.

15.3.2 Initialization after Hardware Reset

After a hardware reset, the following initialization processing should be carried out:

- IRR0 bit in the interrupt register (IRR) clearing
- Bit rate setting
- Mailbox transmit/receive settings
- Mailbox (RAM) initialization
- Message transmission method setting

These initial settings must be made while the HCAN is in bit configuration mode. Configuration mode is a state in which the reset request bit (MCR0) in the master control register (MCR) is 1 and the reset status bit in the general status register (GSR) is also 1 (GSR3 = 1). Configuration mode is exited by clearing the reset request bit in MCR to 0; when MCR0 is cleared to 0, the HCAN automatically clears the reset state bit (GSR3) in the general status register (GSR). The power-up sequence then begins, and communication with the CAN bus is possible as soon as the sequence ends. The power-up sequence consists of the detection of 11 consecutive recessive bits.




Figure 15.4 Hardware Reset Flowchart




Figure 15.5 Software Reset Flowchart

Clearing the IRR0 bit of the Interrupt Register (IRR): The reset interrupt flag (IRR0) is always set after a reset or recovery from software standby mode. A HCAN interrupt is immediately entered if interrupts are enabled, so the IRR0 must be cleared.

Bit Rate and Bit Timing Settings: As bit rate settings, a baud rate setting and bit timing setting must be made each time a CAN node begins communication. The baud rate and bit timing settings are made in the bit configuration register (BCR).

Note: BCR can be written to at all times, but should only be modified in configuration mode. Settings should be made so that all CAN controllers connected to the CAN bus have the same baud rate and bit width.

Refer to table 15.3 for the range of values that can be used as settings (TSEG1, TSEG2, BRP, sample point, and SJW) for BCR.

Table 15.3 BCR Register Value Setting Ranges

Name	Abbreviation	Min. Value	Max. Value
Time segment 1	TSEG1	B'0011	B'1111
Time segment 2	TSEG2	B'001	B'111
Baud rate prescaler	BRP	B'000000	B'111111
Sample point	SAM	B'0	B'1
Re-synchronization jump width	SJW	B'00	B'11

Value Setting Ranges

• The value of SJW is stipulated in the CAN specifications.

• The minimum value of TSEG1 is stipulated in the CAN specifications.

• The minimum value of TSEG2 is stipulated in the CAN specifications.

The following formula is used to calculate the baud rate.

Bit rate =
$$\frac{f_{CLK}}{2 \text{ (BRP + 1)} \text{ (3 + TSEG1 + TSEG2)}}$$


Note: $f_{CLK} = \phi$ (system clock)

The BCR value is used in the BRP, TSEG1, and TSEG2.

Example: With a 1 Mb/s baud rate and a 20 MHz input clock:

1 Mb/s =
$$\frac{20 \text{ MHz}}{2 (0+1) (3+4+3)}$$

Set Values	Actual Values
$f_{CLK} = 20 \text{ MHz}$	_
BRP = 0 (B'000000)	System clock \times 2
TSEG1 = 4 (B'0100)	5TQ
TSEG2 = 3 (B'011)	4TQ



Legend:

SYNC_SEG: Segment for establishing synchronization of nodes on the CAN bus. (Normal

bit edge transitions occur in this segment.)

PRSEG: Segment for compensating for physical delay between networks.

Buffer segment for correcting phase drift (positive). (This segment is extended PHSEG1:

when synchronization (resynchronization) is established.)

PHSEG2: Buffer segment for correcting phase drift (negative). (This segment is

shortened when synchronization (resynchronization) is established.)

Note: * The time quanta values of TSEG1 and TSEG2 become the value of TSEG + 1.

Figure 15.6 Detailed Description of Timing within 1 Bit

HCAN bit rate calculation:

Bit rate =
$$\frac{f_{CLK}}{2 \text{ (BRP + 1)} \text{ (3 + TSEG1 + TSEG2)}}$$

Note: $f_{CLK} = \phi$ (system clock)

The BCR values are used for BRP, TSEG1, and TSEG2.

BCR Setting Constraints

TSEG1 > TSEG2
$$\geq$$
 SJW (SJW = 0 to 3)

These constraints allow the setting range shown in table 15.4 for TSEG1 and TSEG2 in BCR.

Table 15.4 Setting Range for TSEG1 and TSEG2 in BCR

		TSEG2 (BCR [14:12])								
		001	010	011	100	101	110	111		
TSEG1	0011	No	Yes	No	No	No	No	No		
(BCR [11:8])	0100	Yes*	Yes	Yes	No	No	No	No		
	0101	Yes*	Yes	Yes	Yes	No	No	No		
	0110	Yes*	Yes	Yes	Yes	Yes	No	No		
	0111	Yes*	Yes	Yes	Yes	Yes	Yes	No		
	1000	Yes*	Yes	Yes	Yes	Yes	Yes	Yes		
	1001	Yes*	Yes	Yes	Yes	Yes	Yes	Yes		
	1010	Yes*	Yes	Yes	Yes	Yes	Yes	Yes		
	1011	Yes*	Yes	Yes	Yes	Yes	Yes	Yes		
	1100	Yes*	Yes	Yes	Yes	Yes	Yes	Yes		
	1101	Yes*	Yes	Yes	Yes	Yes	Yes	Yes		
	1110	Yes*	Yes	Yes	Yes	Yes	Yes	Yes		
	1111	Yes*	Yes	Yes	Yes	Yes	Yes	Yes		

Notes: The time quanta value for TSEG1 and TSEG2 is the TSEG value + 1.

* Only a value other than BRP[13:8] = B'000000 can be set.

Mailbox Transmit/Receive Settings: HCAN0, 1 each have 16 mailboxes. Mailbox 0 is receive-only, while mailboxes 1 to 15 can be set for transmission or reception. Mailboxes that can be set for transmission or reception must be designated either for transmission use or for reception use before communication begins. The Initial status of mailboxes 1 to 15 is for transmission (while mailbox 0 is for reception only). Mailbox transmit/receive settings are not initialized by a software reset.

Setting for transmission

Transmit mailbox setting (mailboxes 1 to 15)

Clearing a bit to 0 in the mailbox configuration register (MBCR) designates the corresponding mailbox for transmission use. After a reset, mailboxes are initialized for transmission use, so this setting is not necessary.

Setting for reception

Transmit/receive mailbox setting (mailboxes 1 to 15)

Setting a bit to 1 in the mailbox configuration register (MBCR) designates the corresponding mailbox for reception use. When setting mailboxes for reception, to improve message transmission efficiency, high-priority messages should be set in low-to-high mailbox order (priority order: mailbox 1 > mailbox 15).

Receive-only mailbox (mailbox 0)
 No setting is necessary, as this mailbox is always used for reception.

Mailbox (Message Control/Data (MCx[x], MDx[x])) Initial Settings: After power is supplied, all registers and RAM (message control/data, control registers, status registers, etc.) are initialized. Message control/data (MCx[x], MDx[x]) only are in RAM, and so their values are undefined. Initial values must therefore be set in all the mailboxes (by writing 0s or 1s).

Setting the Message Transmission Method: Either of the following message transmission methods can be selected with the message transmission method bit (MCR2) in the master control register (MCR):

- a. Transmission order determined by message identifier priority
- b. Transmission order determined by mailbox number priority

When a is selected, if a number of messages are designated as waiting for transmission (TXPR = 1), the message with the highest priority set in the message identifier (MCx[5] to MCx[8]) is stored in the transmit buffer. CAN bus arbitration is then carried out for the message in the transmit buffer, and message transmission is performed when the transmission right is acquired. When the TXPR bit is set, internal arbitration is performed again, and the highest-priority message is found and stored in the transmit buffer.

When b is selected, if a number of messages are designated as waiting for transmission (TXPR = 1), messages are stored in the transmit buffer in low-to-high mailbox order (priority order: mailbox 1 > mailbox 15). CAN bus arbitration is then carried out for the messages in the transmit buffer, and message transmission is performed when the bus is acquired.

15.3.3 Transmit Mode

Message transmission is performed using mailboxes 1 to 15. The transmission procedure is described below, and a transmission flowchart is shown in figure 15.7.

Initialization (after hardware reset only)

- a. IRR0 bit in the intercupt register (IRR0) clearing
- b. Bit rate settings
- c. Mailbox transmit/receive settings
- d. Mailbox initialization
- e. Message transmission method setting

Interrupt and transmit data settings

- a. CPU interrupt source setting
- b. Arbitration field setting
- c. Control field setting
- d. Data field setting

Message transmission and interrupts

- a. Message transmission wait
- b. Message transmission completion and interrupt
- c. Message transmission abort
- d. Message retransmission

Initialization (After Hardware Reset Only): These settings should be made while the HCAN is in bit configuration mode.

IRR0 clearing

The reset interrupt flag (IRR0) is always set after a reset or recovery from software standby mode. A HCAN interrupt is immediately entered if interrupts are enabled, so that IRR0 must be cleared.

Bit rate settings

Set values relating to the CAN bus communication speed and resynchronization. Refer to Bit Rate and Bit Timing Settings in section 15.3.2, Initialization after Hardware Reset, for details.

Mailbox transmit/receive settings

Mailbox transmit/receive settings should be made in advance. A total of 15 mailbox can be set for transmission or reception (mailboxes 1 to 15). To set a mailbox for transmission, clear the corresponding bit to 0 in the mailbox configuration register (MBCR). Refer to Mailbox transmit/receive settings in section 15.3.2, Initialization after Hardware Reset, for details.

Mailbox initialization

As message control/data registers (MCx[x], MDx[x]) are configured in RAM, their initial values after powering on are undefined, and so bit initialization is necessary. Write 0s or 1s to the mailboxes. Refer to Mailbox (message control/data (Mcx[x], Mdx[x])) initial settings in section 15.3.2, Initialization after Hardware Reset, for details.

Message transmission method setting

Set the transmission method for mailboxes designated for transmission. The following two transmission methods can be used. Refer to Message transmission method settings in section 15.3.2, Initialization after Hardware Reset, for details.

- a. Transmission order determined by message identifier priority
- b. Transmission order determined by mailbox number priority




Figure 15.7 Transmission Flowchart

Interrupt and Transmit Data Settings: When mailbox initialization is finished, CPU interrupt source settings and data settings must be made. Interrupt source settings are made in the mailbox interrupt register (MBIMR) and interrupt mask register (IMR), while transmit data settings are made by writing the necessary data from the arbitration field, control field, and data field, described below, in the corresponding message control (MCx[1] to MCx[8]) and message data (MDx[1] to MDx[8]).

CPU interrupt source settings

Transmission acknowledge and transmission abort acknowledge interrupts can be masked for individual mailboxes in the mailbox interrupt mask register (MBIMR). Interrupt register (IRR) interrupts can be masked in the interrupt mask register (IMR).

· Arbitration field setting

In the arbitration field, the 11-bit identifier (STD_ID0 to STD_ID10) and RTR bit (standard format) or 29-bit identifier (STD_ID0 to STD_ID10, EXT_ID0 to EXT_ID17) and IDE.RTR bit (extended format) are set. The registers to be set are MCx[5] to MCx[8].

Control field setting

In the control field, the byte length of the data to be transmitted is set in DLC0 to DLC3. The register to be set is MCx[1].

Data field setting

In the data field, the data to be transmitted is set in byte units in the range of 0 to 8 bytes. The registers to be set are MDx[1] to MDx[8].

The number of bytes in the data actually transmitted depends on the data length code (DLC) in the control field. If a value exceeding the value set in DLC is set in the data field, only the number of bytes set in DLC will actually be transmitted.

Message Transmission and Interrupts:

Message transmission wait

If message transmission is to be performed after completion of the message control (MCx[1] to MCx[8]) and message data (MDx[1] to MDx[8]).settings, transmission is started by setting the corresponding mailbox transmit wait bit (TXPR1 to TXPR15) to 1 in the transmit wait register (TXPR). The following two transmission methods can be used:

- a. Transmission order determined by message identifier priority
- b. Transmission order determined by mailbox number priority

When a is selected, if a number of messages are designated as waiting for transmission (TXPR = 1), messages are stored in the transmit buffer in low-to-high mailbox order (priority order:

mailbox 1 > mailbox 15). CAN bus arbitration is then carried out for the messages in the transmit buffer, and message transmission is performed when the bus is acquired.

When b is selected, if a number of messages are designated as waiting for transmission (TXPR = 1), the message with the highest priority set in the message identifier (MCx[5] to MCx[8]) is stored in the transmit buffer. CAN bus arbitration is then carried out for the message in the transmit buffer, and message transmission is performed when the transmission right is acquired. When the TXPR bit is set, internal arbitration is performed again, the highest-priority message is found and stored in the transmit buffer, CAN bus arbitration is carried out in the same way, and message transmission is performed when the transmission right is acquired.

• Message transmission completion and interrupt

When a message is transmitted error-free using the above procedure, The corresponding acknowledge bit (TXACK1 to TXACK15) in the transmit acknowledge register (TXACK) and transmit wait bit (TXPR1 to TXPR15) in the transmit wait register (TXPR) are automatically initialized. When the corresponding bits (MBIMR1 to MBIMR15) of the mailbox interrupt mask register (MBIMR) and the mailbox empty interrupt (IRR8) of the interrupt mask register (IMR) are set to enable interrupts, they can issue an interrupt to the CPU.

Message transmission cancellation

Transmission cancellation can be specified for a message stored in a mailbox as a transmit wait message. A transmit wait message is canceled by setting the bit for the corresponding mailbox (TXCR1 to TXCR15) to 1 in the transmit cancel register (TXCR). When cancellation is executed, the transmit wait register (TXPR) is automatically reset, and the corresponding bit is set to 1 in the abort acknowledge register (ABACK). An interrupt to the CPU can be requested. Also, if the mailbox empty interrupt (IRR8) is enabled for the bits (MBIMR1 to MBIMR15) corresponding to the mailbox interrupt mask register (MBIMR) and interrupt mask register (IMR), interrupts may be sent to the CPU.

However, a transmit wait message cannot be canceled at the following times:

- a. During internal arbitration or CAN bus arbitration
- b. During data frame or remote frame transmission

Also, transmission cannot be canceled by clearing the transmit wait register (TXPR). Figure 15.8 shows a flowchart of transmit message cancellation.

Message retransmission

If transmission of a transmit message is aborted in the following cases, the message is retransmitted automatically:

- a. CAN bus arbitration failure (failure to acquire the bus)
- b. Error during transmission (bit error, stuff error, CRC error, frame error, ACK error)




Figure 15.8 Transmit Message Cancellation Flowchart

15.3.4 Receive Mode

Message reception is performed using mailboxes 0 and 1 to 15. The reception procedure is described below, and a reception flowchart is shown in figure 15.9.

Initialization (after hardware reset only)

- a. IRR0 bit in the interrupt register (IRR0) clearing
- b. Bit rate settings
- c. Mailbox transmit/receive settings
- d. Mailbox (RAM) initialization

Interrupt and receive message settings

- a. CPU interrupt source setting
- b. Arbitration field setting
- c. Local acceptance filter mask (LAFM) settings

Message reception and interrupts

- a. Message reception CRC check
- b. Data frame reception
- c. Remote frame reception
- d. Unread message reception

Initialization (After Hardware Reset Only): These settings should be made while the HCAN is in bit configuration mode.

IRR0 clearing

The reset interrupt flag (IRR0) is always set after a reset or recovery from software standby mode. A HCAN interrupt is immediately entered if interrupts are enabled, so the IRR0 must be cleared.

Bit rate settings

Set values relating to the CAN bus communication speed and resynchronization. Refer to Bit Rate and Bit Timing Settings in section 15.3.2, Initialization after Hardware Reset, for details.

Mailbox transmit/receive settings

Each channel has one receive-only mailbox (mailbox 0) plus 15 mailboxes that can be set for reception. Thus a total of 16 mailboxes can be used for reception. To set a mailbox for reception, set the corresponding bit to 1 in the mailbox configuration register (MBCR). The initial setting for mailboxes is 0, designating transmission use. Refer to Mailbox transmit/receive settings in section 15.3.2, Initialization after Hardware Reset, for details.

• Mailbox (RAM) initialization

As message control/data registers (MCx[x], MDx[x]) are configured in RAM, their initial values after powering on are undefined, and so bit initialization is necessary. Write 0s or 1s to the mailboxes. Refer to Mailbox (message control/data (MCx[x], MDx[x])) initial settings in section 15.3.2, Initialization after Hardware Reset, for details.




Figure 15.9 Reception Flowchart

Interrupt and Receive Message Settings: When mailbox initialization is finished, CPU interrupt source settings and receive message specifications must be made. Interrupt source settings are made in the mailbox interrupt register (MBIMR) and interrupt mask register (IMR). To receive a message, the identifier must be set in advance in the message control (MCx[1] to MCx[8]) for the receiving mailbox. When a message is received, all the bits in the receive message identifier are compared, and if a 100% match is found, the message is stored in the matching mailbox. Mailbox 0 (MB0) has a local acceptance filter mask (LAFM) that allows Don't Care settings to be made.

• CPU interrupt source settings

When transmitting, transmission acknowledge and transmission abort acknowledge interrupts can be masked for individual mailboxes in the mailbox interrupt mask register (MBIMR). When receiving, data frame and remote frame receive wait interrupts can be masked. Interrupt register (IRR) interrupts can be masked in the interrupt mask register (IMR).

Arbitration field setting

In the arbitration field, the identifier (STD_ID0 to STD_ID10, EXT_ID0 to EXT_ID17) of the message to be received is set. If all the bits in the set identifier do not match, the message is not stored in a mailbox.

Example: Mailbox 1 010_1010_1010 (standard identifier)

Only one kind of message identifier can be received by MB1

Identifier 1: 010_1010_1010

Local acceptance filter mask (LAFM) setting

The local acceptance filter mask is provided for mailbox 0 (MB0) only, enabling a Don't Care specification to be made for all bits in the received identifier. This allows various kinds of messages to be received.

Example: Mailbox 0 010_1010_1010 (standard identifier)

LAFM 000_0000_0011 (0: Care, 1: Don't Care)

A total of four kinds of message identifiers can be received by MB0

 Identifier 1:
 010_1010_1000

 Identifier 2:
 010_1010_1001

 Identifier 3:
 010_1010_1010

 Identifier 4:
 010_1010_1011

Message Reception and Interrupts:

Message reception CRC check

When a message is received, a CRC check is performed automatically (by hardware). If the result of the CRC check is normal, ACK is transmitted in the ACK field irrespective of whether or not the message can be received.

• Data frame reception

If the received message is confirmed to be error-free by the CRC check, etc., the identifier in the mailbox (and also LAFM in the case of mailbox 0 only) and the identifier of the receive message are compared, and if a complete match is found, the message is stored in the mailbox. The message identifier comparison is carried out on each mailbox in turn, starting with mailbox 0 and ending with mailbox 15. If a complete match is found, the comparison ends at that point, the message is stored in the matching mailbox, and the corresponding receive complete bit (RXPR0 to RXPR15) is set in the receive complete register (RXPR). However, when a mailbox 0 LAFM comparison is carried out, even if the identifier matches, the mailbox comparison sequence does not end at that point, but continues with mailbox 1 and then the remaining mailboxes. It is therefore possible for a message matching mailbox 0 to be received by another mailbox (however, the same message cannot be stored in more than one of mailboxes 1 to 15). If the corresponding bit (MBIMR0 to MBIMR15) in the mailbox interrupt mask register (MBIMR) and the receive message interrupt mask (IMR1) in the interrupt mask register (IMR) are set to the interrupt enable value at this time, an interrupt can be sent to the CPU.

• Remote frame reception

Two kinds of messages—data frames and remote frames—can be stored in mailboxes. A remote frame differs from a data frame in that the remote reception request bit (RTR) in the message control register (MC[x]5) and the data field are 0 bytes. The data length to be returned in a data frame must be stored in the data length code (DLC) in the control field.

When a remote frame (RTR = recessive) is received, the corresponding bit is set in the remote request wait register (RFPR). If the corresponding bit (MBIMR0 to MBIMR15) in the mailbox interrupt mask register (MBIMR) and the remote frame request interrupt mask (IRR2) in the interrupt mask register (IMR) are set to the interrupt enable value at this time, an interrupt can be sent to the CPU.

Unread message reception

When the identifier in a mailbox matches a receive message, the message is stored in the mailbox. If a message overwrite occurs before the CPU reads the message, the corresponding bit (UMSR0 to UMSR15) is set in the unread message register (UMSR). In overwriting of an unread message, when a new message is received before the corresponding bit in the receive

complete register (RXPR) has been cleared, the unread message register (UMSR) is set. If the unread interrupt flag (IRR9) in the interrupt mask register (IMR) is set to the interrupt enable value at this time, an interrupt can be sent to the CPU. Figure 15.10 shows a flowchart of unread message overwriting.




Figure 15.10 Unread Message Overwrite Flowchart

15.3.5 HCAN Sleep Mode

The HCAN is provided with an HCAN sleep mode that places the HCAN module in the sleep state to reduce current dissipation. Figure 15.11 shows a flowchart of the HCAN sleep mode.




Figure 15.11 HCAN Sleep Mode Flowchart

HCAN sleep mode is entered by setting the HCAN sleep mode bit (MCR5) to 1 in the master control register (MCR). If the CAN bus is operating, the transition to HCAN sleep mode is delayed until the bus becomes idle.

Either of the following methods of clearing HCAN sleep mode can be selected by making a setting in the MCR7 bit.

- 1. Clearing by software
- 2. Clearing by CAN bus operation

Eleven recessive bits must be received after HCAN sleep mode is cleared before CAN bus communication is enabled again.

Clearing by software: HCAN sleep mode is cleared by writing a 0 to MCR5 from the CPU.

Clearing by CAN bus operation: Clearing by CAN bus operation occurs automatically when the CAN bus performs an operation and this change is detected. The first message is not received in the mailbox and normal receiving starts from the next message. When a change is detected on the CAN bus in HCAN sleep mode, the bus operation interrupt flag (IRR12) is set in the interrupt register (IRR). If the bus interrupt mask (IMR12) in the interrupt mask register (IMR) is set to the interrupt enable value at this time, an interrupt can be sent to the CPU.

15.3.6 HCAN Halt Mode

The HCAN halt mode is provided to enable mailbox settings to be changed without performing an HCAN hardware or software reset. Figure 15.12 shows a flowchart of the HCAN halt mode.




Figure 15.12 HCAN Halt Mode Flowchart

HCAN halt mode is entered by setting the halt request bit (MCR1) to 1 in the master control register (MCR). If the CAN bus is operating, the transition to HCAN halt mode is delayed until the bus becomes idle.

HCAN halt mode is cleared by clearing MCR1 to 0.

15.3.7 Interrupt Interface

There are 12 HCAN interrupt sources, to which five independent interrupt vectors are assigned. Table 15.5 lists the HCAN interrupt sources.

With the exception of the reset processing vector (IRR0), these sources can be masked. Masking is implemented using the mailbox interrupt mask register (MBIMR) and interrupt mask register (IMR).

Table 15.5 HCAN Interrupt Sources

IPR Bits	Vector	Vector Number	IRR Rit	Description
IPRM (2 to 0)	ERS0	108	IRR5	Error passive interrupt (TEC ≥ 128 or REC ≥ 128)
			IRR6	Bus off interrupt (TEC ≥ 256)
	OVR0	108	IRR0	Reset processing interrupt
			IRR2	Remote frame reception interrupt
			IRR3	Error warning interrupt (TEC ≥ 96)
			IRR4	Error warning interrupt (REC ≥ 96)
			IRR7	Overload frame transmission interrupt
			IRR9	Unread message overwrite interrupt
			IRR12	HCAN sleep mode CAN bus operation interrupt
	RM0	109	IRR1	Mailbox 0 message reception interrupt
	RM1	108	IRR1	Mailbox 1 to 15 message reception interrupt
	SLE0	108	IRR8	Message transmission/cancellation interrupt

15.3.8 DTC Interface

The DTC can be activated by reception of a message in the HCAN's mailbox 0. When DTC transfer ends after DTC activation has been set, the RXPR0 and RFPR0 flags are acknowledge signal automatically. An interrupt request due to a receive interrupt from the HCAN cannot be sent to the CPU in this case. Figure 15.13 shows a DTC transfer flowchart.




Figure 15.13 DTC Transfer Flowchart

15.4 CAN Bus Interface

A bus transceiver IC is necessary to connect the H8S/2646 Group chip to a CAN bus. A HA13721 transceiver IC, or compatible device, is recommended. Figure 15.14 shows a sample connection diagram.




Figure 15.14 High-Speed Interface Using HA13721

15.5 Usage Notes

1. Reset

The HCAN is reset by a reset, and in hardware standby mode and software standby mode. All the registers are initialized in a reset, but mailboxes (message control (MCx[x])/message data (MDx[x]) are not. However, after powering on, mailboxes (message control (MCx[x])/message data (MDx[x]) are initialized, and their values are undefined. Therefore, mailbox initialization must always be carried out after a reset or a transition to hardware standby mode or software standby mode. The reset interrupt flag (IRR0) is always set after a reset or recovery from software standby mode. This bit cannot be masked by the interrupt mask register (IMR). When a flag is not cleared and the interrupt controller enables HCAN interrupts, the HCAN interrupts the CPU. Clear IRR0 during initialization.

2. HCAN sleep mode

The bus operation interrupt flag (IRR12) in the interrupt register (IRR) is set by bus operation in HCAN sleep mode. Therefore, this flag is not used by the HCAN to indicate sleep mode release. Also note that the reset status bit (GSR3) in the general status register (GSR) is set in sleep mode.

3. Interrupts

When the mailbox interrupt mask register (MBIMR) is set, the interrupt register (IRR8,2,1) is not set by reception completion, transmission completion, or transmission cancellation for the set mailboxes.

4. Error counters

In the case of error active and error passive, REC and TEC normally count up and down. In the bus off state, 11-bit recessive sequences are counted (REC + 1) using REC. If REC reaches 96 during the count, IRR4 and GSR1 are set.

5. Register access

Byte or word access can be used on all HCAN registers. Longword access cannot be used.

6. HCAN medium-speed mode

In medium-speed mode, the HCAN register cannot be read from or written to.

7. Register hold during standby

All registers in the HCAN are initialized on entering hardware standby or software modes.

8. Usage of bit manipulation instructions

The HCAN status flags are cleared by writing 1, so do not use a bit manipulation instruction to clear a flag.

When clearing a flag, use the MOV instruction to write 1 to only the bit that is to be cleared.

9. HTxD pin output in error passive state

If the HRxD pin becomes fixed at 1 during message transmission or reception when the HCAN is in the error active state, the HTxD pin will output 0 continuously while in the error passive state. To stop continuous 0 output to the CAN bus, disable the HCAN by means of an error warning interrupt or by setting the HCAN module stop mode through detection of a fixed 1 state by the HxRD pin monitor.

10. Transition to HCAN sleep mode

The HCAN stops (transmission/reception stops) when MCR0 is cleared to 0 immediately after an HCAN sleep mode transition effected by setting TXPR of the HCAN to 1 and setting MCR5 to 1. When a transition is made to the HCAN sleep mode by means of the above steps, a 10-cycle wait should be inserted after the TxPR setting. After an HCAN sleep mode transition, release the HCAN sleep mode by clearing MCR5 to 0.

11. Message transmission cancellation (TxCR)

If all the following conditions are met when cancellation of a transmission message is performed by means of TxCR of the HCAN, the TxCR or TxPR bit indicating cancellation is not cleared even though internal transmission is canceled.

When canceling a message using TxCR, 1 should be written continuously until TxCR or TxPR becomes 0.

12. TxCR in the bus off state

If TxPR is set before the HCAN goes to the bus off state, and a transition is made to the bus off state with transmission incomplete, cancellation will be performed even if TxCR is set during the bus off period, and the message will be transmitted after a transition to the error active state.

13. HCAN TXCR Operation

A. When the transmit wait cancel register (TXCR) is used to cancel transmission of the message in a mailbox waiting for transmission, the corresponding bit in TXCR and the transmit wait register (TXPR) may not be cleared even after the transmission is canceled. This occurs when the following conditions are all satisfied.

[Conditions]

- The HRxD pin is tied to "1" because of a CAN bus error, etc.
- There is one or more mailboxes waiting for transmission or transmitting.

Ongoing message transmission from a mailbox is canceled by TXCR.

If this occurs, the transmission is canceled but TXPR and TXCR continue to indicate a wrong status telling that a message is being cancelled. As a result, transmission cannot be restarted even after the HRxD pin is released from the tied state and the CAN bus has recovered. If there are two or more messages for transmission, a message which is not being transmitted is canceled and a message being transmitted retains its state.

To avoid this, take either of the following countermeasures.

[Countermeasures]

- Do not cancel transmission by TXCR. Transmission will be completed after the CAN bus has recovered, then TXPR is cleared and the HCAN operates normally.
- To cancel transmission, write 1 to the corresponding bit in TXCR repeatedly until the bit becomes 0. TXPR and TXCR are cleared, and the HCAN operates normally.
- B. When the bus-off state is entered while any mailbox is waiting for transmission with TXPR set, transmission cannot be canceled even if TXCR is set because the internal state machine does not operate during the bus-off state. Because of this, on recovery from the bus-off state, one message will be transmitted or the message will be canceled with a transmission error. For message clearing on recovery from the bus-off state, take the following countermeasure.

[Countermeasure]

Reset the HCAN during the bus-off period to clear the messages in the mailboxes
waiting for transmission. To reset the HCAN, set the module stop bit (MSTPC3 in
MSTPCRC) to 1 and then clear it. In this case, the HCAN is entirely reset. Therefore
the initial settings must be made again.

14. HCAN Transmit Procedure

When transmission is set while the bus is in the idle state, if the next transmission is set or the set transmission is canceled under the following conditions within 50 μ s, the transmit message ID of being set may be damaged.

- When the second transmission has the message whose priority is higher than the first one
- When the massage of the highest priority is canceled in the first transmission

Make whichever setting shown below to avoid the message IDs from being damaged.

- Set transmission in one TXPR. After transmission of all transmit messages is completed, set transmission again (mass transmission setting). The interval between transmission settings should be 50 μs or longer.
- Make the transmission setting according to the priority of transmit messages.
- Set the interval to be 50 µs or longer between TXPR and another TXPR or between TXPR and TXCR.

Table 15.6 Interval Limitation between TXPR and TXPR or between TXPR and TXCR

Baud Rate (bps)	Set Interval (μs)
1 M	50
500 k	50
250 k	50

15. Note on Releasing the HCAN Reset or HCAN Sleep

Before releasing the HCAN reset or HCAN sleep (MCR0 = 0 or MCR5 = 0), confirm that the GSR3 bit (the reset status bit) is set to 1.

16. Note on Accessing Mailbox during the HCAN Sleep

Do not access the mailbox during the HCAN sleep. If accessed, the CPU might halt. Accessing registers during the HCAN sleep does not cause the CPU halt, nor does accessing the mailbox in other than the HCAN sleep mode.

Section 16 A/D Converter

16.1 Overview

The H8S/2646 Group incorporates a successive approximation type 10-bit A/D converter that allows up to twelve analog input channels to be selected.

16.1.1 Features

A/D converter features are listed below.

- 10-bit resolution
- Twelve input channels
- Settable analog conversion voltage range
 - Conversion of analog voltages with the reference voltage pin (V_{ref}) as the analog reference voltage
- High-speed conversion
 - Minimum conversion time: 13.3 μs per channel (at 20-MHz operation)
- Choice of single mode or scan mode
 - Single mode: Single-channel A/D conversion
 - Scan mode: Continuous A/D conversion on 1 to 4 channels
- Four data registers
 - Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three kinds of conversion start
 - Choice of software or timer conversion start trigger (TPU), or ADTRG pin
- A/D conversion end interrupt generation
 - A/D conversion end interrupt (ADI) request can be generated at the end of A/D conversion
- Module stop mode can be set
 - As the initial setting, A/D converter operation is halted. Register access is enabled by exiting module stop mode

16.1.2 Block Diagram

Figure 16.1 shows a block diagram of the A/D converter.




Figure 16.1 Block Diagram of A/D Converter

16.1.3 Pin Configuration

Table 16.1 summarizes the input pins used by the A/D converter.

The AV_{CC} and AV_{SS} pins are the power supply pins for the analog block in the A/D converter. The V_{CC} pin is the A/D conversion reference voltage pin.

The 12 analog input pins are divided into two channel sets and two groups, with analog input pins 0 to 7 (AN0 to AN7) comprising channel set 0, analog input pins 8 to 11 (AN8 to AN11) comprising channel set 1, analog input pins 0 to 3 and 8 to 11 (AN0 to AN3, AN8 to AN11) comprising group 0, and analog input pins 4 to 7 (AN4 to AN7) comprising group 1.

Table 16.1 A/D Converter Pins

Pin Name	Symbol	I/O	Function
Analog power supply pin	AV _{cc}	Input	Analog block power supply
Analog ground pin	AV _{ss}	Input	Analog block ground and reference voltage
Reference voltage pin	V _{ref}	Input	A/D conversion reference voltage
Analog input pin 0	AN0	Input	Channel set 0 (CH3 = 0) group 0 analog inputs
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
Analog input pin 3	AN3	Input	
Analog input pin 4	AN4	Input	Channel set 0 (CH3 = 0) group 1 analog inputs
Analog input pin 5	AN5	Input	
Analog input pin 6	AN6	Input	
Analog input pin 7	AN7	Input	
Analog input pin 8	AN8	Input	Channel set 1 (CH3 = 1) group 0 analog inputs
Analog input pin 9	AN9	Input	
Analog input pin 10	AN10	Input	
Analog input pin 11	AN11	Input	
A/D external trigger input pin	ADTRG	Input	External trigger input for starting A/D conversion

16.1.4 Register Configuration

Table 16.2 summarizes the registers of the A/D converter.

Table 16.2 A/D Converter Registers

Name	Abbreviation	R/W	Initial Value	Address*1
A/D data register AH	ADDRAH	R	H'00	H'FF90
A/D data register AL	ADDRAL	R	H'00	H'FF91
A/D data register BH	ADDRBH	R	H'00	H'FF92
A/D data register BL	ADDRBL	R	H'00	H'FF93
A/D data register CH	ADDRCH	R	H'00	H'FF94
A/D data register CL	ADDRCL	R	H'00	H'FF95
A/D data register DH	ADDRDH	R	H'00	H'FF96
A/D data register DL	ADDRDL	R	H'00	H'FF97
A/D control/status register	ADCSR	R/(W)*2	H'00	H'FF98
A/D control register	ADCR	R/W	H'33	H'FF99
Module stop control register A	MSTPCRA	R/W	H'3F	H'FDE8

Notes: 1. Lower 16 bits of the address.

2. Bit 7 can only be written with 0 for flag clearing.

16.2 Register Descriptions

16.2.1 A/D Data Registers A to D (ADDRA to ADDRD)

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	_	_	_	_	_	_	
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

There are four 16-bit read-only ADDR registers, ADDRA to ADDRD, used to store the results of A/D conversion.

The 10-bit data resulting from A/D conversion is transferred to the ADDR register for the selected channel and stored there. The upper 8 bits of the converted data are transferred to the upper byte (bits 15 to 8) of ADDR, and the lower 2 bits are transferred to the lower byte (bits 7 and 6) and stored. Bits 5 to 0 are always read as 0.

The correspondence between the analog input channels and ADDR registers is shown in table 16.3.

ADDR can always be read by the CPU. The upper byte can be read directly, but for the lower byte, data transfer is performed via a temporary register (TEMP). For details, see section 16.3, Interface to Bus Master.

The ADDR registers are initialized to H'0000 by a reset, and in standby mode or module stop mode.

Table 16.3 Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel

Channel	Set 0 (CH3 = 0)	Channel Set 1 (CH3 = 1)	
Group 0	Group 1	Group 0	A/D Data Register
AN0	AN4	AN8	ADDRA
AN1	AN5	AN9	ADDRB
AN2	AN6	AN10	ADDRC
AN3	AN7	AN11	ADDRD

16.2.2 A/D Control/Status Register (ADCSR)

Bit	:	7	6	5	4	3	2	1	0	_
		ADF	ADIE	ADST	SCAN	СНЗ	CH2	CH1	CH0	
Initial valu	e :	0	0	0	0	0	0	0	0	-
R/W	:	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: * Only 0 can be written to bit 7, to clear this flag.

ADCSR is an 8-bit readable/writable register that controls A/D conversion operations.

ADCSR is initialized to H'00 by a reset, and in hardware standby mode or module stop mode.

Bit 7—A/D End Flag (ADF): Status flag that indicates the end of A/D conversion.

Bit 7 ADF	Description								
0	[Clearing conditions] (Initial value)								
	 When 0 is written to the ADF flag after reading ADF = 1 								
	 When the DTC is activated by an ADI interrupt and ADDR is read 								
1	[Setting conditions]								
	Single mode: When A/D conversion ends								
	Scan mode: When A/D conversion ends on all specified channels								

Bit 6—A/D Interrupt Enable (ADIE): Selects enabling or disabling of interrupt (ADI) requests at the end of A/D conversion.

Bit 6 ADIE	Description	
0	A/D conversion end interrupt (ADI) request disabled	(Initial value)
1	A/D conversion end interrupt (ADI) request enabled	

Bit 5—A/D Start (ADST): Selects starting or stopping on A/D conversion. Holds a value of 1 during A/D conversion.

The ADST bit can be set to 1 by software, a timer conversion start trigger, or the A/D external trigger input pin (ADTRG).

Bit 5 ADST	De	escription				
0	A/D conversion stopped (Initial value					
1	•	Single mode:	A/D conversion is started. Cleared to 0 automatically when conversion on the specified channel ends			
	•	Scan mode:	A/D conversion is started. Conversion continues sequentially on the selected channels until ADST is cleared to 0 by software, a reset, a transition to standby mode or module stop mode.			

Bit 4—Scan Mode (SCAN): Selects single mode or scan mode as the A/D conversion operating mode. See section 16.4, Operation, for single mode and scan mode operation. Only set the SCAN bit while conversion is stopped (ADST = 0).

SCAN	Description				
0	Single mode	(Initial value)			
1	Scan mode				

Bit 3—Channel Select 3 (CH3): Switches the analog input pins assigned to group 0 or group 1. Setting CH3 to 1 enables AN8 to AN11 to be used instead of AN0 to AN7.

Bit 3 CH3	Description
0	AN8 to AN11 are group 0 analog input pins
1	AN0 to AN3 are group 0 analog input pins, AN4 to AN7 are group 1 analog input pins (Initial value)

Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0): Together with the SCAN bit, these bits select the analog input channels.

Only set the input channel while conversion is stopped (ADST = 0).

	Chanı	nel Selection	on	Description				
СНЗ	CH2	CH1	CH0	Single Mode (SCAN = 0)	Scan Mode (SCAN = 1)			
0	0	0	0	ANO (Initial value)	AN0			
			1	AN1	ANO, AN1			
		1	0	AN2	AN0 to AN2			
			1	AN3	AN0 to AN3			
	1	0	0	AN4	AN4			
			1	AN5	AN4, AN5			
		1	0	AN6	AN4 to AN6			
			1	AN7	AN4 to AN7			
1	0	0	0	AN8	AN8			
			1	AN9	AN8, AN9			
		1	0	AN10	AN8 to AN10			
			1	AN11	AN8 to AN11			

16.2.3 A/D Control Register (ADCR)

Bit	:	7	6	5	4	3	2	1	0
		TRGS1	TRGS0	_	_	CKS1	CKS0	_	_
Initial value	:	0	0	1	1	0	0	1	1
R/W	:	R/W	R/W	_	_	R/W	R/W		

ADCR is an 8-bit readable/writable register that enables or disables external triggering of A/D conversion operations and sets the A/D conversion time.

ADCR is initialized to H'33 by a reset, and in standby mode or module stop mode.

Bits 7 and 6—Timer Trigger Select 1 and 0 (TRGS1, TRGS0): Select enabling or disabling of the start of A/D conversion by a trigger signal. Only set bits TRGS1 and TRGS0 while conversion is stopped (ADST = 0).

Bit 7 TRGS1	Bit 6 TRGS0	Description	
0	0	A/D conversion start by software is enabled	(Initial value)
	1	A/D conversion start by TPU conversion start trigger is enab	led
1	0	Setting prohibited	
	1	A/D conversion start by external trigger pin (ADTRG) is enab	oled

Bits 5, 4, 1, and 0—Reserved: These bits are reserved; they are always read as 1 and cannot be modified.

Bits 3 and 2—Clock Select 1 and 0 (CKS1, CKS0): These bits select the A/D conversion time. The conversion time should be changed only when ADST = 0.

Set bits CKS1 and CKS0 to give a conversion time of at least 10 µs.

Bit 3 CKS1	Bit 2 CKS0	Description	
0	0	Conversion time = 530 states (max.)	(Initial value)
	1	Conversion time = 266 states (max.)	
1	0	Conversion time = 134 states (max.)	
	1	Conversion time = 68 states (max.)	

16.2.4 Module Stop Control Register A (MSTPCRA)

Bit	:	7	6	5	4	3	2	1	0
		MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
Initial valu	ie:	0	0	1	1	1	1	1	1
R/W	:	R/W							

MSTPCR is a 8-bit readable/writable register that performs module stop mode control.

When the MSTPA1 bit in MSTPCR is set to 1, A/D converter operation stops at the end of the bus cycle and a transition is made to module stop mode. Registers cannot be read or written to in module stop mode. For details, see section 22.5, Module Stop Mode.

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. It is not initialized by a reset and in software standby mode.

Bit 1—Module Stop (MSTPA1): Specifies the A/D converter module stop mode.

Bit 1		
MSTPA1	Description	
0	A/D converter module stop mode cleared	
1	A/D converter module stop mode set	(Initial value)

16.3 Interface to Bus Master

ADDRA to ADDRD are 16-bit registers, and the data bus to the bus master is 8 bits wide. Therefore, in accesses by the bus master, the upper byte is accessed directly, but the lower byte is accessed via a temporary register (TEMP).

A data read from ADDR is performed as follows. When the upper byte is read, the upper byte value is transferred to the CPU and the lower byte value is transferred to TEMP. Next, when the lower byte is read, the TEMP contents are transferred to the CPU.

When reading ADDR. always read the upper byte before the lower byte. It is possible to read only the upper byte, but if only the lower byte is read, incorrect data may be obtained.

Figure 16.2 shows the data flow for ADDR access.




Figure 16.2 ADDR Access Operation (Reading H'AA40)

16.4 Operation

The A/D converter operates by successive approximation with 10-bit resolution. It has two operating modes: single mode and scan mode.

16.4.1 Single Mode (SCAN = 0)

Single mode is selected when A/D conversion is to be performed on a single channel only. A/D conversion is started when the ADST bit is set to 1, according to the software or external trigger input. The ADST bit remains set to 1 during A/D conversion, and is automatically cleared to 0 when conversion ends.

On completion of conversion, the ADF flag is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. The ADF flag is cleared by writing 0 after reading ADCSR.

When the operating mode or analog input channel must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit can be set at the same time as the operating mode or input channel is changed.

Typical operations when channel 1 (AN1) is selected in single mode are described next. Figure 16.3 shows a timing diagram for this example.

- [1] Single mode is selected (SCAN = 0), input channel AN1 is selected (CH3 = 0, CH2 = 0, CH1 = 0, CH0 = 1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).
- [2] When A/D conversion is completed, the result is transferred to ADDRB. At the same time the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes idle.
- [3] Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- [4] The A/D interrupt handling routine starts.
- [5] The routine reads ADCSR, then writes 0 to the ADF flag.
- [6] The routine reads and processes the connection result (ADDRB).
- [7] Execution of the A/D interrupt handling routine ends. After that, if the ADST bit is set to 1, A/D conversion starts again and steps [2] to [7] are repeated.




Figure 16.3 Example of A/D Converter Operation (Single Mode, Channel 1 Selected)

16.4.2 Scan Mode (SCAN = 1)

Scan mode is useful for monitoring analog inputs in a group of one or more channels. When the ADST bit is set to 1 by a software, timer or external trigger input, A/D conversion starts on the first channel in the group (AN0). When two or more channels are selected, after conversion of the first channel ends, conversion of the second channel (AN1) starts immediately. A/D conversion continues cyclically on the selected channels until the ADST bit is cleared to 0. The conversion results are transferred for storage into the ADDR registers corresponding to the channels.

When the operating mode or analog input channel must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again from the first channel (AN0). The ADST bit can be set at the same time as the operating mode or input channel is changed.

Typical operations when three channels (AN0 to AN2) are selected in scan mode are described next. Figure 16.4 shows a timing diagram for this example.

- [1] Scan mode is selected (SCAN = 1), channel set 0 is selected (CH3 = 0), scan group 0 is selected (CH2 = 0), analog input channels AN0 to AN2 are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (ADST = 1).
- [2] When A/D conversion of the first channel (AN0) is completed, the result is transferred to ADDRA. Next, conversion of the second channel (AN1) starts automatically.
- [3] Conversion proceeds in the same way through the third channel (AN2).
- [4] When conversion of all the selected channels (AN0 to AN2) is completed, the ADF flag is set to 1 and conversion of the first channel (AN0) starts again. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested after A/D conversion ends.
- [5] Steps [2] to [4] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first channel (AN0).




Figure 16.4 Example of A/D Converter Operation (Scan Mode, 3 Channels AN0 to AN2 Selected)

16.4.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input at a time t_D after the ADST bit is set to 1, then starts conversion. Figure 16.5 shows the A/D conversion timing. Table 16.4 indicates the A/D conversion time.

As indicated in figure 16.5, the A/D conversion time includes $t_{\scriptscriptstyle D}$ and the input sampling time. The length of $t_{\scriptscriptstyle D}$ varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 16.4.

In scan mode, the values given in table 16.4 apply to the first conversion time. The values given in table 16.5 apply to the second and subsequent conversions. In both cases, set bits CKS1 and CKS0 in ADCR to give a conversion time of at least $10 \, \mu s$.




Figure 16.5 A/D Conversion Timing

Table 16.4 A/D Conversion Time (Single Mode)

		CKS1 = 0			CKS1 = 0								
		С	KS0	= 0	С	KS0	= 1	С	KS0	= 0	С	KS0	= 1
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
A/D conversion start delay	t _D	18	_	33	10	_	17	6	_	9	4	_	5
Input sampling time	t _{SPL}	_	127	_	_	63	_	_	31	_	_	15	_
A/D conversion time	t _{conv}	515	_	530	259	_	266	131	_	134	67	_	68

Note: Values in the table are the number of states.

Table 16.5 A/D Conversion Time (Scan Mode)

CKS1	CKS0	Conversion Time (State)
0	0	512 (Fixed)
	1	256 (Fixed)
1	0	128 (Fixed)
	1	64 (Fixed)

16.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS1 and TRGS0 bits are set to 11 in ADCR, external trigger input is enabled at the \overline{ADTRG} pin. A falling edge at the \overline{ADTRG} pin sets the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single and scan modes, are the same as if the ADST bit has been set to 1 by software. Figure 16.6 shows the timing.




Figure 16.6 External Trigger Input Timing

16.5 Interrupts

The A/D converter generates an A/D conversion end interrupt (ADI) at the end of A/D conversion. ADI interrupt requests can be enabled or disabled by means of the ADIE bit in ADCSR.

The DTC can be activated by an ADI interrupt. Having the converted data read by the DTC in response to an ADI interrupt enables continuous conversion to be achieved without imposing a load on software.

The A/D converter interrupt source is shown in table 16.6.

Table 16.6 A/D Converter Interrupt Source

Interrupt Source	Description	DTC Activation
ADI	Interrupt due to end of conversion	Possible

16.6 Usage Notes

The following points should be noted when using the A/D converter.

Setting Range of Analog Power Supply and Other Pins:

- (1) Analog input voltage range
 - The voltage applied to analog input pin ANn during A/D conversion should be in the range $AV_{ss} \le ANn \le V_{ref}$.
- (2) Relation between AV_{cc} , AV_{ss} and V_{cc} , V_{ss} As the relationship between AV_{ss} and V_{ss} , set $AV_{ss} = V_{ss}$. If the A/D converter is not used, set $AV_{cc} = V_{cc}$, and do not leave the AV_{cc} and AV_{ss} pins open or no account.
- (3) V_{ref} input range The analog reference voltage input at the V_{ref} pin set in the range $V_{ref} \le AV_{CC}$.

If conditions (1), (2), and (3) above are not met, the reliability of the device may be adversely affected.

Notes on Board Design: In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values.

Also, digital circuitry must be isolated from the analog input signals (AN0 to AN11), analog reference power supply (V_{ref}), and analog power supply (AV_{cc}) by the analog ground (AV_{ss}). Also, the analog ground (AV_{ss}) should be connected at one point to a stable digital ground (V_{ss}) on the board.

Notes on Noise Countermeasures: A protection circuit connected to prevent damage due to an abnormal voltage such as an excessive surge at the analog input pins (AN0 to AN11) and analog reference power supply (V_{ref}) should be connected between AV_{cc} and AV_{ss} as shown in figure 16.7.

Also, the bypass capacitors connected to AV_{cc} and V_{ref} and the filter capacitor connected to AN0 to AN11 must be connected to AV_{ss} .

If a filter capacitor is connected as shown in figure 16.7, the input currents at the analog input pins (AN0 to AN11) are averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the

sample-and-hold circuit in the A/D converter exceeds the current input via the input impedance (R_{in}) , an error will arise in the analog input pin voltage. Careful consideration is therefore required when deciding the circuit constants.




Figure 16.7 Example of Analog Input Protection Circuit

Table 16.7 Analog Pin Specifications

Item	Min	Max	Unit	
Analog input capacitance	_	20	pF	
Permissible signal source impedance	_	5	kΩ	




Figure 16.8 Analog Input Pin Equivalent Circuit

A/D Conversion Precision Definitions: H8S/2646 Group A/D conversion precision definitions are given below.

Resolution

The number of A/D converter digital output codes

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value B'0000000000 (H'00) to B'0000000001 (H'01) (see figure 16.10).

• Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from B'1111111110 (H'3E) to B'1111111111 (H'3F) (see figure 16.10).

Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 16.9).

Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between the zero voltage and the full-scale voltage. Does not include the offset error, full-scale error, or quantization error.

Absolute precision

The deviation between the digital value and the analog input value. Includes the offset error, full-scale error, quantization error, and nonlinearity error.




Figure 16.9 A/D Conversion Precision Definitions (1)




Figure 16.10 A/D Conversion Precision Definitions (2)

Permissible Signal Source Impedance: H8S/2646 Group analog input is designed so that conversion precision is guaranteed for an input signal for which the signal source impedance is $10 \text{ k}\Omega$ or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds $10 \text{ k}\Omega$, charging may be insufficient and it may not be possible to guarantee the A/D conversion precision.

However, if a large capacitance is provided externally, the input load will essentially comprise only the internal input resistance of $10 \text{ k}\Omega$, and the signal source impedance is ignored.

However, since a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/µs or greater).

When converting a high-speed analog signal, a low-impedance buffer should be inserted.

Influences on Absolute Precision: Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND such as AV_{ss} .

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board, so acting as antennas.




Figure 16.11 Example of Analog Input Circuit

Section 17 Motor Control PWM Timer

17.1 Overview

The H8S/2646 Group has an on-chip motor control PWM (pulse width modulator) with a maximum capability of 16 pulse outputs.

17.1.1 Features

Features of the motor control PWM are given below.

- Maximum of 16 pulse outputs
 - Two 10-bit PWM channels, each with eight outputs.
 - Each channel is provided with a 10-bit counter (PWCNT) and cycle register (PWCYR).
 - Duty and output polarity can be set for each output.
- Buffered duty registers
 - Duty registers (PWDTR) are provided with buffer registers (PWBFR), with data transferred automatically every cycle.
 - Channel 1 has four duty registers and four buffer registers.
 - Channel 2 has eight duty registers and four buffer registers.
- 0% to 100% duty
 - A duty cycle of 0% to 100% can be set by means of a duty register setting.
- Five operating clocks
 - There is a choice of five operating clocks (ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$).
- On-chip output driver
- High-speed access via internal 16-bit bus
 - High-speed access is possible via a 16-bit bus interface.
- Two interrupt sources
 - An interrupt can be requested independently for each channel by a cycle register compare match.
- Automatic transfer of register data
 - Block transfer and one-word data transfer are possible by activating the data transfer controller (DTC).
- Module stop mode
 - As the initial setting, PWM operation is halted. Register access is enabled by clearing module stop mode.

17.1.2 Block Diagram

Figure 17.1 shows a block diagram of PWM channel 1.




Figure 17.1 Block Diagram of PWM Channel 1

Figure 17.2 shows a block diagram of PWM channel 2.




Figure 17.2 Block Diagram of PWM Channel 2

17.1.3 Pin Configuration

Table 17.1 shows the PWM pin configuration.

Table 17.1 PWM Pin Configuration

Name	Abbreviation	I/O	Function
PWM output pin 1A	PWM1A	Output	Channel 1A PWM output
PWM output pin 1B	PWM1B	Output	Channel 1B PWM output
PWM output pin 1C	PWM1C	Output	Channel 1C PWM output
PWM output pin 1D	PWM1D	Output	Channel 1D PWM output
PWM output pin 1E	PWM1E	Output	Channel 1E PWM output
PWM output pin 1F	PWM1F	Output	Channel 1F PWM output
PWM output pin 1G	PWM1G	Output	Channel 1G PWM output
PWM output pin 1H	PWM1H	Output	Channel 1H PWM output
PWM output pin 2A	PWM2A	Output	Channel 2A PWM output
PWM output pin 2B	PWM2B	Output	Channel 2B PWM output
PWM output pin 2C	PWM2C	Output	Channel 2C PWM output
PWM output pin 2D	PWM2D	Output	Channel 2D PWM output
PWM output pin 2E	PWM2E	Output	Channel 2E PWM output
PWM output pin 2F	PWM2F	Output	Channel 2F PWM output
PWM output pin 2G	PWM2G	Output	Channel 2G PWM output
PWM output pin 2H	PWM2H	Output	Channel 2H PWM output

17.1.4 Register Configuration

Table 17.2 shows the register configuration of the PWM.

Table 17.2 PWM Registers

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
1	PWM control register 1	PWCR1	R/W	H'C0	H'FC00
	PWM output control register 1	PWOCR1	R/W	H'00	H'FC02
	PWM polarity register 1	PWPR1	R/W	H'00	H'FC04
	PWM cycle register 1	PWCYR1	R/W	H'FFFF	H'FC06
	PWM buffer register 1A	PWBFR1A	R/W	H'EC00	H'FC08
	PWM buffer register 1C	PWBFR1C	R/W	H'EC00	H'FC0A
	PWM buffer register 1E	PWBFR1E	R/W	H'EC00	H'FC0C
	PWM buffer register 1G	PWBFR1G	R/W	H'EC00	H'FC0E
2	PWM control register 2	PWCR2	R/W	H'C0	H'FC10
	PWM output control register 2	PWOCR2	R/W	H'00	H'FC12
	PWM polarity register 2	PWPR2	R/W	H'00	H'FC14
	PWM cycle register 2	PWCYR2	R/W	H'FFFF	H'FC16
	PWM buffer register 2A	PWBFR2A	R/W	H'EC00	H'FC18
	PWM buffer register 2B	PWBFR2B	R/W	H'EC00	H'FC1A
	PWM buffer register 2C	PWBFR2C	R/W	H'EC00	H'FC1C
	PWM buffer register 2D	PWBFR2D	R/W	H'EC00	H'FC1E
All	Module stop control register D	MSTPCRD	R/W	B'11*****	H'FC60

Note: 1. Lower 16 bits of the address.

17.2 Register Descriptions

17.2.1 PWM Control Registers 1 and 2 (PWCR1, PWCR2)

Bit	7	6	5	4	3	2	1	0
	_	_	IE	CMF	CST	CKS2	CKS1	CKS0
Initial value	1	1	0	0	0	0	0	0
Read/Write		_	R/W	R/(W)*	R/W	R/W	R/W	R/W

Note: *Only 0 can be written, to clear the flag.

PWCR is an 8-bit read/write register that performs interrupt enabling, starting/stopping, and counter (PWCNT) clock selection. It also contains a flag that indicates a compare match with the cycle register (PWCYR). PWCR1 is the channel 1 register, and PWCR2 is the channel 2 register.

PWCR is initialized to H'C0 upon reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bits 7 and 6—Reserved: Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.

Bit 5—Interrupt Enable (IE): Bit 5 selects enabling or disabling of an interrupt in the event of a compare match with the PWCYR register for the corresponding channel.

Bit 5

IE S	Description					
0	Interrupt disabled	(Initial value)				
1	Interrupt enabled					

Bit 4—Compare Match Flag (CMF): Bit 4 indicates the occurrence of a compare match with the PWCYR register for the corresponding channel.

Bit 4 CMF	Description					
0	[Clearing conditions] (Initial value)					
	 When 0 is written to CMF after reading CMF = 1 					
	 When the DTC is activated by a compare match interrupt, and the DISEL bit in the DTC's MRB register is 0 					
1	[Setting condition]					
	When PWCNT = PWCYR					

Bit 3—Counter Start (CST): Bit 3 selects starting or stopping of the PWCNT counter for the corresponding channel.

Bit 3 CST	Description	
0	PWCNT is stopped	(Initial value)
1	PWCNT is started	

Bits 2 to 0—Clock Select (CKS): Bits 2 to 0 select the clock for the PWCNT counter in the corresponding channel.

Bit 2 CKS2	Bit 1 CKS1	Bit 0 CKS0	Description	
0	0	0	Internal clock: counts on $\phi/1$	(Initial value)
		1	Internal clock: counts on φ/2	
	1	0	Internal clock: counts on φ/4	
		1	Internal clock: counts on φ/8	
1	*	*	Internal clock: counts on \$\display16\$	

*: Don't care

17.2.2 PWM Output Control Registers 1 and 2 (PWOCR1, PWOCR2)

PWOCR1

Bit	7	6	5	4	3	2	1	0
	OE1H	OE1G	OE1F	OE1E	OE1D	OE1C	OE1B	OE1A
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PWOCR2

Bit	7	6	5	4	3	2	1	0
	OE2H	OE2G	OE2F	OE2E	OE2D	OE2C	OE2B	OE2A
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PWOCR is an 8-bit read/write register that enables or disables PWM output. PWOCR1 controls outputs PWM1H to PWM1A, and PWOCR2 controls outputs PWM2H to PWM2A.

PWOCR is initialized to H'00 upon reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bits 7 to 0—Output Enable (OE): Each of these bits enables or disables the corresponding PWM output.

Bits 7 to 0 OE	Description	
0	PWM output is disabled	(Initial value)
1	PWM output is enabled	

17.2.3 PWM Polarity Registers 1 and 2 (PWPR1, PWPR2)

PWPR1

Bit	7	6	5	4	3	2	1	0
	OPS1H	OPS1G	OPS1F	OPS1E	OPS1D	OPS1C	OPS1B	OPS1A
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							
PWPR2								
Bit	7	6	5	4	3	2	1	0
	OPS2H	OPS2G	OPS2F	OPS2E	OPS2D	OPS2C	OPS2B	OPS2A
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PWPR is an 8-bit read/write register that selects the PWM output polarity. PWPR1 controls outputs PWM1H to PWM1A, and PWPR2 controls outputs PWM2H to PWM2A.

PWPR is initialized to H'00 upon reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bits 7 to 0—Output Polarity Select (OPS): Each of these bits selects the polarity of the corresponding PWM output.

Bits 7 to 0 OPS	Description	
0	PWM direct output	(Initial value)
1	PWM inverse output	

17.2.4 PWM Counters 1 and 2 (PWCNT1, PWCNT2)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	_	_	_	_	_	_											
Initial value	1	1	1	•		1	•		_	0	0	0	0	0	0	0	
Read/Write	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	

PWCNT is a 10-bit up-counter incremented by the input clock. The input clock is selected by clock select bits 2 to 0 (CKS2 to CKS0) in PWCR.

PWCNT1 is used as the channel 1 time base, and PWCNT2 as the channel 2 time base.

PWCNT is initialized to H'FC00 when the counter start bit (CST) in PWCR is cleared to 0, and also upon reset and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

17.2.5 PWM Cycle Registers 1 and 2 (PWCYR1, PWCYR2)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_										
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	_	_	_	_	_	_	R/W									

PWCYR is a 16-bit read/write register that sets the PWM conversion cycle. When a PWCYR compare match occurs, PWCNT is cleared and data is transferred from the buffer register (PWBFR) to the duty register (PWDTR). PWCYR1 is used for the channel 1 conversion cycle setting, and PWCYR2 for the channel 2 conversion cycle setting.

PWCYR should be written to only while PWCNT is stopped. A value of H'FC00 must not be set.

PWCYR is initialized to H'FFFF upon reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.




Figure 17.3 Cycle Register Compare Match

17.2.6 PWM Duty Registers 1A, 1C, 1E, 1G (PWDTR1A, 1C, 1E, 1G)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		_	OTS	_	_	DT9	DT8	DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0
Initial value	1	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0
Read/Write	_	_	_		_	_	_	_	_	_	_	_	_	_	_	

There are four PWDTR1x registers (PWDTR1A, 1C, 1E, 1G). PWDTR1A is used for outputs PWM1A and PWM1B, PWDTR1C for outputs PWM1C and PWM1D, PWDTR1E for outputs PWM1E and PWM1F, and PWDTR1G for outputs PWM1G and PWM1H.

PWDTR1 cannot be read or written to directly. When a PWCYR1 compare match occurs, data is transferred from buffer register 1 (PWBFR1) to PWDTR1.

PWDTR1x is initialized to H'EC00 when the counter start bit (CST) in PWCR1 is cleared to 0, and also upon reset and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bits 15 to 13—Reserved: These bits cannot be read from or written to.

Bit 12—Output Terminal Select (OTS): Bit 12 selects the pin used for PWM output according to the value in bit 12 in the buffer register that is transferred by a PWCYR1 compare match. Unselected pins output a low level (or a high level when the corresponding bit in PWPR1 is set to 1).

OTS	B	
	Description	
0	PWM1A output selected	(Initial value)
1	PWM1B output selected	
0	PWM1C output selected	(Initial value)
1	PWM1D output selected	
0	PWM1E output selected	(Initial value)
1	PWM1F output selected	
0	PWM1G output selected	(Initial value)
1	PWM1H output selected	
	0 1 0 1 0 1	0 PWM1A output selected 1 PWM1B output selected 0 PWM1C output selected 1 PWM1D output selected 0 PWM1E output selected 1 PWM1F output selected 0 PWM1F output selected 0 PWM1G output selected

Bits 11 and 10—Reserved: These bits cannot be read from or written to.

Bits 9 to 0—Duty (DT): Bits 9 to 0 set the PWM output duty according to the values in bits 9 to 0 in the buffer register that is transferred by a PWCYR1 compare match. A high level (or a low level when the corresponding bit in PWPR1 is set to 1) is output from the time PWCNT1 is cleared by a PWCYR1 compare match until a PWDTR1 compare match occurs. When all the bits are 0, there is no high-level output period (no low-level output period when the corresponding bit in PWPR1 is set to 1).




Figure 17.4 Duty Register Compare Match (OPS = 0 in PWPR1)




Figure 17.5 Differences in PWM Output According to Duty Register Set Value (OPS = 0 in PWPR1)

17.2.7 PWM Buffer Registers 1A, 1C, 1E, 1G (PWBFR1A, 1C, 1E, 1G)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	OTS	_	_	DT9	DT8	DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0
Initial value	1	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0
Read/Write	_	_	_	R/W	_	_	R/W									

There are four 16-bit read/write PWBFR1 registers (PWBFR1A, 1C, 1E, 1G). When a PWCYR1 compare match occurs, data is transferred from PWBFR1A to PWDTR1A, from PWBFR1C to PWDTR1C, from PWBFR1E to PWDTR1E, and from PWBFR1G to PWDTR1G.

PWBFR1 is initialized to H'EC00 upon reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bits 15 to 13—Reserved: These bits are always read as 1 and cannot be modified.

Bit 12—Output Terminal Select (OTS): Bit 12 is the data transferred to bit 12 of PWDTR1.

Bits 11 and 10—Reserved: These bits are always read as 1 and cannot be modified.

Bits 9 to 0—Duty (DT): Bits 9 to 0 comprise the data transferred to bits 9 to 0 in PWDTR1.

17.2.8 PWM Duty Registers 2A to 2H (PWDTR2A to PWDTR2H)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	DT9	DT8	DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0
Initial value	1	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0
Read/Write	_	_	_	_	_	_	_	_	_	_	_		_	_		_

There are eight PWDTR2 registers (PWDTR2A to PWDTR2H). PWDTR2A is used for output PWM2A, PWDTR2B for output PWM2B, PWDTR2C for output PWM2C, PWDTR2D for output PWM2D, PWDTR2E for output PWM2E, PWDTR2F for output PWM2F, PWDTR2G for output PWM2G, and PWDTR2H for output PWM2H.

PWDTR2 cannot be read or written to directly. When a PWCYR2 compare match occurs, data is transferred from buffer register 2 (PWBFR2) to PWDTR2.

PWDTR2 is initialized to H'EC00 when the counter start bit (CST) in PWCR2 is cleared to 0, and also upon reset and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bits 15 to 10—Reserved: These bits cannot be read from or written to.

Bits 9 to 0—Duty (DT): Bits 9 to 0 set the PWM output duty according to the values in bits 9 to 0 in the buffer register that is transferred by a PWCYR2 compare match. A high level (or a low level when the corresponding bit in PWPR2 is set to 1) is output from the time PWCNT2 is cleared by a PWCYR2 compare match until a PWDTR2 compare match occurs. When all the bits are 0, there is no high-level output period (no low-level output period when the corresponding bit in PWPR2 is set to 1).




Figure 17.6 Duty Register Compare Match (OPS = 0 in PWPR2)




Figure 17.7 Differences in PWM Output According to Duty Register Set Value (OPS = 0 in PWPR2)

17.2.9 PWM Buffer Registers 2A to 2D (PWBFR2A to PWBFR2D)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		_	TDS	_	_	DT9	DT8	DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0
Initial value	1	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0
Read/Write	_	_	_	R/W	_	_	R/W									

There are four 16-bit read/write PWBFR2 registers (PWBFR2A to PWBFR2D). When a PWCYR2 compare match occurs, data is transferred from PWBFR2A to PWDTR2A or PWDTR2E, from PWBFR2B to PWDTR2B or PWDTR2F, from PWBFR2C to PWDTR2C or PWDTR2G, and from PWBFR2D to PWDTR2D or PWDTR2H. The transfer destination is determined by the value of the TDS bit.

PWBFR2 is initialized to H'EC00 upon reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bits 15 to 13—Reserved: These bits are always read as 1 and cannot be modified.

Bit 12—Transfer Destination Select (TDS): Bit 12 selects the PWDTR2 register to which data is to be transferred.

	Bit 12		
Register	TDS	Description	
PWBFR2A	0	PWDTR2A selected	(Initial value)
	1	PWDTR2E selected	
PWBFR2B	0	PWDTR2B selected	(Initial value)
	1	PWDTR2F selected	
PWBFR2C	0	PWDTR2C selected	(Initial value)
	1	PWDTR2G selected	
PWBFR2D	0	PWDTR2D selected	(Initial value)
	1	PWDTR2H selected	

Bits 11 and 10—Reserved: These bits are always read as 1 and cannot be modified.

Bits 9 to 0—Duty (DT): Bits 9 to 0 comprise the data transferred to bits 9 to 0 in PWDTR2.

17.2.10 Module Stop Control Register D (MSTPCRD)

Bit	7	6	5	4	3	2	1	0
	MSTPD7	MSTPD6		1	_	_	_	_
Initial value	1	1	undefined	undefined	undefined	undefined	undefined	undefined
Read/Write	R/W	R/W	_	_	_	_	_	_

MSTPCRD is an 8-bit read/write register that performs module stop mode control.

When the MSTPD7 bit is set to 1, PWM timer operation is stopped at the end of the bus cycle, and module stop mode is entered. For details, see section 22.5, Module Stop Mode.

MSTPCRD is initialized by a reset and in hardware standby mode. It is not initialized by a manual reset or in software standby mode.

Bit 7—Module Stop (MSTPD7): Bit 7 specifies the PWM module stop mode.

Bit 7		
MSTPD7	Description	
0	PWM module stop mode is cleared	
1	PWM module stop mode is set	(Initial value)

17.3 Bus Master Interface

17.3.1 16-Bit Data Registers

PWCYR1 and 2, PWBFR1A, C, E, and G, and PWBFR2A to D are 16-bit registers. These registers are linked to the bus master by a 16-bit data bus, and can be read or written in 16-bit units. They cannot be read by 8-bit access; 16-bit access must always be used.




Figure 17.8 16-Bit Register Access Operation (Bus Master ↔ PWCYR1 (16 Bits))

17.3.2 8-Bit Data Registers

PWCR1/2, PWOCR1/2, and PWPR1/2 are 8-bit registers that can be read and written to in 8-bit units. These registers are linked to the bus master by a 16-bit data bus, and can be read or written by 16-bit access; in this case, the lower 8 bits will always be read as H'FF.




Figure 17.9 8-Bit Register Access Operation (Bus Master ↔ PWCR1 (Upper 8 Bits))

17.4 Operation

17.4.1 PWM Channel 1 Operation

PWM waveforms are output from pins PWM1A to PWM1H as shown in figure 17.10.

Initial Settings: Set the PWM output polarity in PWPR1; enable the pins for PWM output with PWOCR1; select the clock to be input to PWCNT1 with bits CKS2 to CKS0 in PWCR1; set the PWM conversion cycle in PWCYR1; and set the first frame of data in PWBFR1A, PWBFR1C, PWBFR1E, and PWBFR1G.

Activation: When the CST bit in PWCR1 is set to 1, a compare match between PWCNT1 and PWCYR1 is generated. Data is transferred from PWBFR1A to PWDTR1A, from PWBFR1C to PWDTR1C, from PWBFR1E to PWDTR1E, and from PWBFR1G to PWDTR1G. PWCNT1 starts counting up. At the same time the CMF bit in PWCR1 is set, so that, if the IE bit in PWCR1 has been set, an interrupt can be requested or the DTC can be activated.

Waveform Output: The PWM outputs selected by the OTS bits in PWDTR1A, C, E, and G go high when a compare match occurs between PWCNT1 and PWCYR1. The PWM outputs not selected by the OTS bits are low. When a compare match occurs between PWCNT1 and PWDTR1A, C, E, and G, the corresponding PWM output goes low. If the corresponding bit in PWPR1 is set to 1, the output is inverted.




Figure 17.10 PWM Channel 1 Operation

Next Frame: When a compare match occurs between PWCNT1 and PWCYR1, data is transferred from PWBFR1A to PWDTR1A, from PWBFR1C to PWDTR1C, from PWBFR1E to PWDTR1E, and from PWBFR1G to PWDTR1G. PWCNT1 is reset and starts counting up from H'000. The CMF bit in PWCR1 is set, and if the IE bit in PWCR1 has been set, an interrupt can be requested or the DTC can be activated.

Stopping: When the CST bit in PWCR1 is cleared to 0, PWCNT1 is reset and stops. All PWM outputs go low (or high if the corresponding bit in PWPR1 is set to 1).

17.4.2 PWM Channel 2 Operation

PWM waveforms are output from pins PWM2A to PWM2H as shown in figure 17.11.

Initial Settings: Set the PWM output polarity in PWPR2; enable the pins for PWM output with PWOCR2; select the clock to be input to PWCNT2 with bits CKS2 to CKS0 in PWCR2; set the PWM conversion cycle in PWCYR2; and set the first frame of data in PWBFR2A, PWBFR2B, PWBFR2C, and PWBFR2D.

Activation: When the CST bit in PWCR2 is set to 1, a compare match between PWCNT2 and PWCYR2 is generated. Data is transferred from PWBFR2A to PWDTR2A or PWDTR2E, from PWBFR2B to PWDTR2B or PWDTR2F, from PWBFR2C to PWDTR2C or PWDTR2G, and from PWBFR2D to PWDTR2D or PWDTR2H, according to the value of the TDS bit. PWCNT2 starts counting up. At the same time the CMF bit in PWCR2 is set, so that, if the IE bit in PWCR2 has been set, an interrupt can be requested or the DTC can be activated.

Waveform Output: The PWM outputs go high when a compare match occurs between PWCNT2 and PWCYR2. When a compare match occurs between PWCNT2 and PWDTR2A-H, the corresponding PWM output goes low. If the corresponding bit in PWPR2 is set to 1, the output is inverted.




Figure 17.11 PWM Channel 2 Operation

Next Frame: When a compare match occurs between PWCNT2 and PWCYR2, data is transferred from PWBFR2A to PWDTR2A or PWDTR2E, from PWBFR2B to PWDTR2B or PWDTR2F, from PWBFR2C to PWDTR2C or PWDTR2G, and from PWBFR2D to PWDTR2D or PWDTR2H, according to the value of the TDS bit. PWCNT2 is reset and starts counting up from H'000. The CMF bit in PWCR2 is set, and if the IE bit in PWCR2 has been set, an interrupt can be requested or the DTC can be activated.

Stopping: When the CST bit in PWCR2 is cleared to 0, PWCNT2 is reset and stops. PWDTR2A to PWDTR2H are reset. All PWM outputs go low (or high if the corresponding bit in PWPR2 is set to 1).

17.5 **Usage Note**

Contention between Buffer Register Write and Compare Match

If a PWBFR write is performed in the state immediately after a cycle register compare match, the buffer register and duty register are overwritten. PWM output changed by the cycle register compare match is not changed in the overwrite of the duty register due to contention. This may result in unanticipated duty output. In the case of channel 2, the duty register used as the transfer destination is selected by the TDS bit of the buffer register when an overwrite of the duty register occurs due to contention. This can also result in an unintended overwrite of the duty register.

Buffer register rewriting must be completed before automatic transfer by the DTC (data transfer controller), exception handling due to a compare match interrupt, or the occurrence of a cycle register compare match on detection of the rise of CMF (compare match flag) in PWCR.




Figure 17.12 PWM Channel 1 Operation

Section 18 LCD Controller/Driver

18.1 Overview

The H8S/2646 Group has an on-chip segment type LCD control circuit, LCD driver, and power supply circuit, enabling it to directly drive an LCD panel.

18.1.1 Features

Features of the LCD controller/driver are given below.

Display capacity

Internal Driver

Duty Cycle	H8S/2646, H8S/2646R, H8S/2645	H8S/2648, H8S/2648R, H8S/2647
Static	24 SEG	40 SEG
1/2	24 SEG	40 SEG
1/3	24 SEG	40 SEG
1/4	24 SEG	40 SEG

- LCD RAM capacity
 - -- 8 bits \times 20 bytes (160 bits)
 - Byte or word access to LCD RAM
- The segment output pins can be used as ports in groups of four.
- Common output pins not used because of the duty cycle can be used for common doublebuffering (parallel connection).
 - With 1/2 duty, parallel connection of COM1 to COM2, and of COM3 to COM4, can be used
 - In static mode, parallel connection of COM1 to COM2, COM3, and COM4 can be used
- Choice of 11 frame frequencies
- A or B waveform selectable by software
- Built-in power supply split-resistance
- Display possible in operating modes other than standby mode and module stop mode
- Module stop mode
 - As the initial setting, LCD operation is halted. Access to registers and LCD RAM is enabled by clearing module stop mode.

18.1.2 Block Diagram

Figure 18.1 shows a block diagram of the LCD controller/driver.




Figure 18.1 Block Diagram of LCD Controller/Driver

18.1.3 Pin Configuration

Table 18.1 shows the LCD controller/driver pin configuration.

Table 18.1 Pin Configuration

Name	Abbreviation	I/O	Function
Segment output pins	SEG24 to SEG1 (H8S/2646, H8S/2646R, H8S/2645)	Output	LCD segment drive pins All pins are multiplexed as port pins (setting programmable)
	SEG40 to SEG1 (H8S/2648, H8S/2648R, H8S/2647)		
Common output	COM4 to COM1	Output	LCD common drive pins
pins			Pins can be used in parallel with static or 1/2 duty
LCD power supply pins	V1, V2, V3	_	Used when a bypass capacitor is connected externally, and when an external power supply circuit is used

18.1.4 Register Configuration

Table 18.2 shows the register configuration of the LCD controller/driver.

Table 18.2 LCD Controller/Driver Registers

Name	Abbreviation	R/W	Initial Value	Address*1
LCD port control register	LPCR	R/W	H'00	H'FC30
LCD control register	LCR	R/W	H'80	H'FC31
LCD control register 2	LCR2	R/W	H'60	H'FC32
LCD RAM	_	R/W	Undefined	H'FC40 to H'FC53
Module stop control register D	MSTPCRD	R/W	B'11*****	H'FC60

Note: 1. Lower 16 bits of the address.

18.2 Register Descriptions

18.2.1 LCD Port Control Register (LPCR)

Bit	7	6	5	4	3	2	1	0
	DTS1	DTS0	CMX	_	SGS3	SGS2	SGS1	SGS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W

LPCR is an 8-bit read/write register which selects the duty cycle, LCD driver, and pin functions.

LPCR is initialized to H'00 upon reset and in standby mode.

Bits 7 to 5—Duty Cycle Select 1 and 0 (DTS1, DTS0), Common Function Select (CMX): The combination of DTS1 and DTS0 selects static, 1/2, 1/3, or 1/4 duty. CMX specifies whether or not the same waveform is to be output from multiple pins to increase the common drive power when not all common pins are used because of the duty setting.

Bit 7 DTS1	Bit 6 DTS0	Bit 5 CMX	Duty Cycle	Common Drivers	Notes
0	0	0	Static	COM1	COM4, COM3, and COM2 can be used as ports (Initial value)
		1	_	COM4 to COM1	COM4, COM3, and COM2 output the same waveform as COM1
	1	0	1/2 duty	COM2 to COM1	COM4 and COM3 can be used as ports
		1		COM4 to COM1	COM4 outputs the same waveform as COM3, and COM2 outputs the same waveform as COM1
1	0	0	1/3 duty	COM3 to COM1	COM4 can be used as a port
		1		COM4 to COM1	Do not use COM4
	1	*	1/4 duty	COM4 to COM1	_

*: Don't care

Note: COM4 to COM1 function as ports when the setting of SGS3 to SGS0 is 0000 (initial value).

Bit 4—Reserved: This bit is always read as 0 and should only be written with 0.

Bits 3 to 0—Segment Driver Select 3 to 0 (SGS3 to SGS0): Bits 3 to 0 select the segment drivers to be used.

H8S/2646, H8S/2646R, H8S/2645

Function of Pins SEG24 to SEG1	Function	of Pins	SFG24 to	SFG1
--------------------------------	----------	---------	----------	------

Bit 3 SGS3	Bit 2 SGS2	Bit 1 SGS1	Bit 0 SGS0	SEG24to SEG17	SEG16to SEG13			SEG4to SEG1	Notes
0	0	0	0	Port	Port	Port Port I		Port	Initial value (external expansion enabled)
			1	SEG	Port	Port	Port	Port	External expansion
		1	0	SEG	SEG	Port	Port	Port	not possible
			1	SEG	SEG	SEG	Port	Port	_
	1	0	0	SEG	SEG	SEG	SEG	Port	_
			1	SEG	SEG	SEG	SEG	SEG	_
		1	*	Setting prohibited	_				
1	*	*	*	Setting prohibited	_				

*: Don't care

Note: When using external expansion, set a value of 0000 for SGS3 to SGS0. When the setting of SGS3 to SGS0 is 0000, COM4 to COM1 also function as ports.

H8S/2648, H8S/2648R, H8S/2647

				Function of Pins SEG40 to SEG1									_
				SEG40	SEG32	SEG28	SEG24	SEG20	SEG16	SEG12	SEG8	SEG4	
Bit 3	Bit 2	Bit 1	Bit 0	to	to	to	to	to	to	to	to	to	
SGS3	SGS2	SGS1	SGS0	SEG33	SEG29	SEG25	SEG21	SEG17	SEG13	SEG9	SEG5	SEG1	Notes
0	0	0	0	Port	Port	Port	Port	Port	Port	Port	Port	Port	Initial value (external expansion enabled)
			1	SEG	Port	Port	Port	Port	Port	Port	Port	Port	External expansion
		1	0	SEG	SEG	Port	Port	Port	Port	Port	Port	Port	not possible
			1	SEG	SEG	SEG	Port	Port	Port	Port	Port	Port	_
	1	0	0	SEG	SEG	SEG	SEG	Port	Port	Port	Port	Port	_
			1	SEG	SEG	SEG	SEG	SEG	Port	Port	Port	Port	_
		1	0	SEG	SEG	SEG	SEG	SEG	SEG	Port	Port	Port	_
			1	SEG	SEG	SEG	SEG	SEG	SEG	SEG	Port	Port	_
1	*	*	0	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	Port	_
			1	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	

*: Don't care

Note: When using external expansion, set a value of 0000 for SGS3 to SGS0. When the setting of SGS3 to SGS0 is 0000, COM4 to COM1 also function as ports.

18.2.2 LCD Control Register (LCR)

Bit	7	6	5	4	3	2	1	0
	_	PSW	ACT	DISP	CKS3	CKS2	CKS1	CKS0
Initial value	1	0	0	0	0	0	0	0
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LCR is an 8-bit read/write register which performs LCD power supply split-resistance connection control and display data control, and selects the frame frequency.

LCR is initialized to H'80 upon reset and in standby mode.

Bit 7—Reserved: This bit is always read as 1 and cannot be modified.

Bit 6—LCD Power Supply Split-Resistance Connection Control (PSW): Bit 6 can be used to disconnect the LCD power supply split-resistance from $V_{\rm cc}$ when LCD display is not required in a power-down mode, or when an external power supply is used. When the ACT bit is cleared to 0, and also in standby mode, the LCD power supply split-resistance is disconnected from $V_{\rm cc}$ regardless of the setting of this bit.

Bit 6 PSW	Description	
0	LCD power supply split-resistance is disconnected from $\rm V_{cc}$	(Initial value)
1	LCD power supply split-resistance is connected to ${ m V}_{ m cc}$	

Bit 5—Display Function Activate (ACT): Bit 5 specifies whether or not the LCD controller/driver is used. Clearing this bit to 0 halts operation of the LCD controller/driver. The LCD drive power supply ladder resistance is also turned off, regardless of the setting of the PSW bit. However, register contents are retained.

Bit 5		
ACT	Description	
0	LCD controller/driver operation halted	(Initial value)
1	LCD controller/driver operates	

Bit 4—Display Data Control (DISP): Bit 4 specifies whether the LCD RAM contents are displayed or blank data is displayed regardless of the LCD RAM contents.

Bit 4		
DISP	Description	
0	Blank data is displayed	(Initial value)
1	LCD RAM data is display	

Bits 3 to 0—Frame Frequency Select 3 to 0 (CKS3 to CKS0): Bits 3 to 0 select the operating clock and the frame frequency. In subactive mode, watch mode, and subsleep mode, the system clock (ϕ) is halted, and therefore display operations are not performed if one of the clocks from ϕ /8 to ϕ /1024 is selected. If LCD display is required in these modes, ϕ_{SUB} , ϕ_{SUB} /2, or ϕ_{SUB} /4 must be selected as the operating clock.

Bit 3	Bit 2 Bit 1 Bit 0			Frame Frequency*1		
CKS3	CKS2	CKS1	CKS0	Operating Clock	φ = 20 MHz	
0	*	0	0	$\phi_{\sf SUB}$	128 Hz*2	(Initial value)
			1	φ _{SUB} /2	64 Hz*2	
		1	*	φ _{SUB} /4	32 Hz*2	
1	0	0	0	ф/8	4880 Hz	
			1	ф/16	2440 Hz	
		1	0	ф/32	1220 Hz	
			1	ф/64	610 Hz	
	1	0	0	ф/128	305 Hz	
			1	ф/256	152.6 Hz	
		1	0	φ/512	76.3 Hz	
			1	ф/1024	38.1 Hz	

*: Don't care

Notes: 1. When 1/3 duty is selected, the frame frequency is 4/3 times the value shown.

2. This is the frame frequency when $\phi_{SLIB} = 32.768$ kHz.

18.2.3 LCD Control Register 2 (LCR2)

Bit	7	6	5	4	3	2	1	0
	LCDAB	_	_	_	_	_	_	_
Initial value	0	1	1	0	0	0	0	0
Read/Write	R/W	_	_	_	_	_	_	_

LCR2 is an 8-bit read/write register which controls switching between the A waveform and B waveform.

LCR2 is initialized to H'60 upon reset and in standby mode.

Bit 7—A Waveform/B Waveform Switching Control (LCDAB): Bit 7 specifies whether the A waveform or B waveform is used as the LCD drive waveform.

Bit 7		
LCDAB	Description	
0	Drive using A waveform	(Initial value)
1	Drive using B waveform	

Bits 6 and 5—Reserved: These bits are always read as 1 and cannot be modified.

Bits 4 to 0—Reserved: These bits are always read as 0 and should only be written with 0.

18.2.4 Module Stop Control Register D (MSTPCRD)

Bit	7	6	5	4	3	2	1	0
	MSTPD7	MSTPD6	_	_	_	_	_	_
Initial value	1	1	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	_	_	_	_	_	_

MSTPCRD is an 8-bit read/write register that performs module stop mode control.

When the MSTPD6 bit is set to 1, LCD controller/driver operation is stopped at the end of the bus cycle, and module stop mode is entered. For details, see section 22.5, Module Stop Mode.

MSTPCRD is initialized to H'FF by a reset and in hardware standby mode. It is not initialized software standby mode.

Bit 6—Module Stop (MSTPD6): Bit 6 specifies the LCD controller/driver module stop mode.

Bit 6 MSTPD6	Description	
0	LCD controller/driver module stop mode is cleared	_
1	LCD controller/driver module stop mode is set	(Initial value)

18.3 Operation

18.3.1 Settings up to LCD Display

To perform LCD display, the hardware and software related items described below must first be determined.

Hardware Settings

Using 1/2 duty
 When 1/2 duty is used, interconnect pins V2 and V3 as shown in figure 18.2.




Figure 18.2 Handling of LCD Drive Power Supply when Using 1/2 Duty

Panel display

As the impedance of the built-in power supply split-resistance is large, the display may lack sharpness when driving a panel. In this case, refer to section 18.3.4, Boosting the LCD Drive Power Supply. When static or 1/2 duty is selected, the common output drive capability can be increased. Set CMX to 1 when selecting the duty cycle. In this mode, with a static duty cycle pins COM4 to COM1 output the same waveform, and with 1/2 duty the COM1 waveform is output from pins COM2 and COM1, and the COM2 waveform is output from pins COM4 and COM3.

• LCD drive power supply setting

With the H8S/2646 Group, there are two ways of providing LCD power: by using the on-chip power supply circuit, or by using an external power supply circuit.

When an external power supply circuit is used for the LCD drive power supply, connect the external power supply to the V1 pin.

Software Settings

Duty selection

Any of four duty cycles—static, 1/2 duty, 1/3 duty, or 1/4 duty—can be selected with bits DTS1 and DTS0.

• Segment selection

The segment drivers to be used can be selected with bits SGS3 to SGS0.

• Frame frequency selection

The frame frequency can be selected by setting bits CKS3 to CKS0. The frame frequency should be selected in accordance with the LCD panel specification. For the clock selection method in watch mode, subactive mode, and subsleep mode, see section 18.3.3, Operation in Power-Down Modes.

• A or B waveform selection

Either the A or B waveform can be selected as the LCD waveform to be used by means of LCDAB.

• LCD drive power supply selection

When an external power supply circuit is used, turn the LCD drive power supply off with the PSW bit.

18.3.2 Relationship between LCD RAM and Display

H8S/2646, H8S/2646R, H8S/2645

The relationship between the LCD RAM and the display segments differs according to the duty cycle. LCD RAM maps for the different duty cycles are shown in figures 18.3 to 18.6.

After setting the registers required for display, data is written to the part corresponding to the duty using the same kind of instruction as for ordinary RAM, and display is started automatically when turned on. Word- or byte-access instructions can be used for RAM setting.




Figure 18.3 LCD RAM Map (1/4 Duty)




Figure 18.4 LCD RAM Map (1/3 Duty)




Figure 18.5 LCD RAM Map (1/2 Duty)




Figure 18.6 LCD RAM Map (Static Mode)

H8S/2648, H8S/2648R, H8S/2647

The relationship between the LCD RAM and the display segments differs according to the duty cycle. LCD RAM maps for the different duty cycles are shown in figures 18.7 to 18.10.

After setting the registers required for display, data is written to the part corresponding to the duty using the same kind of instruction as for ordinary RAM, and display is started automatically when turned on. Word- or byte-access instructions can be used for RAM setting.




Figure 18.7 LCD RAM Map (1/4 Duty)




Figure 18.8 LCD RAM Map (1/3 Duty)




Figure 18.9 LCD RAM Map (1/2 Duty)




Figure 18.10 LCD RAM Map (Static Mode)




Figure 18.11 Output Waveforms for Each Duty Cycle (A Waveform)




Figure 18.12 Output Waveforms for Each Duty Cycle (B Waveform)

Table 18.3 Output Levels

Data		0	0	1	1
M		0	1	0	1
Static	Common output	V1	V _{ss}	V1	V _{ss}
	Segment output	V1	V _{ss}	V _{ss}	V1
1/2 duty	Common output	V2, V3	V2, V3	V1	V_{ss}
	Segment output	V1	V _{ss}	V _{ss}	V1
1/3 duty	Common output	V3	V2	V1	V _{ss}
	Segment output	V2	V3	V _{ss}	V1
1/4 duty	Common output	V3	V2	V1	V_{ss}
	Segment output	V2	V3	V _{ss}	V1

18.3.3 Operation in Power-Down Modes

In the H8S/2646 Group, the LCD controller/driver can be operated even in the power-down modes. The operating state of the LCD controller/driver in the power-down modes is summarized in table 18.4.

In subactive mode, watch mode, and subsleep mode, the system clock oscillator stops, and therefore, unless ϕ_{SUB} , ϕ_{SUB} /2, or ϕ_{SUB} /4 has been selected by bits CKS3 to CKS0, the clock will not be supplied and display will halt. Since there is a possibility that a direct current will be applied to the LCD panel in this case, it is essential to ensure that ϕ_{SUB} , ϕ_{SUB} /2, or ϕ_{SUB} /4 is selected. In active (medium-speed) mode, the system clock is switched, and therefore CKS3 to CKS0 must be modified to ensure that the frame frequency does not change.

In the software standby mode the segment output and common output pins switch to high-impedance status. In this case if a port's DDR or PCR bit is set to 1, a DC voltage could be applied to the LCD panel. Therefore, DDR and PCR must never be set to 1 for ports being used for segment output or common output.

Table 18.4 Power-Down Modes and Display Operation

Mode Reset Active Sleep Watch Subscieve Subscient Standby

Mode		Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
Clock	ф	Runs	Runs	Runs	Stops	Stops	Stops	Stops	Stops*4
	$\phi_{\scriptscriptstyle{\sf SUB}}$	Runs	Runs	Runs	Runs	Runs	Runs	Stops*1	Stops*4
Display	ACT = 0	Stops	Stops	Stops	Stops	Stops	Stops	Stops*2	Stops
operation	ACT = 1	Stops	Functions	Functions	Functions*3	Functions*3	Functions*3	Stops*2	Stops

Notes: 1. The subclock oscillator does not stop, but clock supply is halted.

- 2. The LCD drive power supply is turned off regardless of the setting of the PSW bit.
- 3. Display operation is performed only if $\phi_{\text{\tiny SUB}}$, $\phi_{\text{\tiny SUB}}/2$, or $\phi_{\text{\tiny SUB}}/4$ is selected as the operating clock.
- 4. The clock supplied to the LCD stops.

18.3.4 Boosting the LCD Drive Power Supply

When a panel is driven, the on-chip power supply capacity may be insufficient. The recommended solution in this case is to connect bypass capacitors of around 0.1 to 0.3 µF to pins V1 to V3, or to connect a new split-resistance externally, as shown in figure 18.13.




Figure 18.13 Connection of External Split-Resistance

18.4 Usage Notes

18.4.1 Disabling LCD Indications

To disable LCD output, use the SGS bits to switch the pins from SEG to port operation, then clear the ACT bit the LCR register to 0. If the ACT bit is cleared while the pins are still set to SEG output, DC voltage may be applied directly to the LCD panel.

Section 19 RAM

19.1 Overview

The H8S/2646, H8S/2646R, H8S/2648, and H8S/2648R have 4 kbytes, and H8S/2645 and H8S/2647 have 2 kbytes of on-chip high-speed static RAM. The RAM is connected to the CPU by a 16-bit data bus, enabling one-state access by the CPU to both byte data and word data. This makes it possible to perform fast word data transfer.

The on-chip RAM can be enabled or disabled by means of the RAM enable bit (RAME) in the system control register (SYSCR).

19.1.1 Block Diagram

Figure 19.1 shows a block diagram of the on-chip RAM.




Figure 19.1 Block Diagram of RAM

19.1.2 Register Configuration

The on-chip RAM is controlled by SYSCR. Table 19.1 shows the address and initial value of SYSCR.

Table 19.1 RAM Register

Name	Abbreviation	R/W	Initial Value	Address*
System control register	SYSCR	R/W	H'01	H'FDE5

Note: * Lower 16 bits of the address.

19.2 Register Descriptions

19.2.1 System Control Register (SYSCR)

Bit	:	7	6	5	4	3	2	1	0
		MACS	_	INTM1	INTM0	NMIEG	_	_	RAME
Initial val	ue :	0	0	0	0	0	0	0	1
R/W	:	R/W	_	R/W	R/W	R/W	R/W	_	R/W

The on-chip RAM is enabled or disabled by the RAME bit in SYSCR. For details of other bits in SYSCR, see section 3.2.2, System Control Register (SYSCR).

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit is initialized when the reset state is released. It is not initialized in software standby mode.

Bit 0 RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

19.3 Operation

When the RAME bit is set to 1, accesses to addresses H'FFE000 to H'FFEFBF and H'FFFFC0 to H'FFFFFF in the H8S/2646, H8S/2646R, H8S/2648, and H8S/2648R, to addresses H'FFE7C0 to H'FFEFBF and H'FFFFC0 to H'FFFFFF in the H8S/2645 and H8S/2647, are directed to the onchip RAM. When the RAME bit is cleared to 0, the off-chip address space is accessed.

Since the on-chip RAM is connected to the CPU by an internal 16-bit data bus, it can be written to and read in byte or word units. Each type of access can be performed in one state.

Even addresses use the upper 8 bits, and odd addresses use the lower 8 bits. Word data must start at an even address

19.4 Usage Notes

When Using the DTC: DTC register information can be located in addresses H'FFEBC0 to H'FFEFBF. When the DTC is used, the RAME bit must not be cleared to 0.

Reserved Areas: Addresses H'FFB000 to H'FFDFFF in the H8S/2646, H8S/2646R, H8S/2648, and H8S/2648R and addresses H'FFB000 to H'FFE7BF in the H8S/2645 and H8S/2647 are reserved areas that cannot be read or written to. When the RAME bit is cleared to 0, the off-chip address space is accessed.

Page 674 of 1126

Section 20 ROM

20.1 **Features**

The LSI (H8S/2646R, H8S/2648R) has 128 kbytes of on-chip flash memory. The features of the flash memory are summarized below.

- Four flash memory operating modes
 - Program mode
 - Erase mode
 - Program-verify mode
 - Erase-verify mode
- Programming/erase methods

The flash memory is programmed 128 bytes at a time. Block erase (in single-block units) can be performed. To erase the entire flash memory, each block must be erased in turn. Block erasing can be performed as required on 1 kbyte, 8 kbytes, 16 kbytes, 28 kbytes, and 32 kbytes blocks.

Programming/erase times

The flash memory programming time is 10 ms (typ.) for simultaneous 128-byte programming, equivalent to 78 µs (typ.) per byte, and the erase time is 100 ms (typ.).

Reprogramming capability

The flash memory can be reprogrammed up to 100 times.

On-board programming modes

There are two modes in which flash memory can be programmed/erased/verified on-board:

- Boot mode
- User program mode
- Automatic bit rate adjustment

With data transfer in boot mode, the LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.

Flash memory emulation in RAM

Flash memory programming can be emulated in real time by overlapping a part of RAM onto flash memory.

Protect modes

There are two protect modes, hardware and software, which allow protected status to be designated for flash memory program/erase/verify operations.

Programmer mode

Flash memory can be programmed/erased in programmer mode, using a PROM programmer, as well as in on-board programming mode.

20.2 Overview

20.2.1 Block Diagram




Figure 20.1 Block Diagram of Flash Memory

20.2.2 Mode Transitions

When the mode pins and the FWE pin are set in the reset state and a reset-start is executed, the microcomputer enters an operating mode as shown in figure 20.2. In user mode, flash memory can be read but not programmed or erased.

The boot, user program and programmer modes are provided as modes to write and erase the flash memory.





Figure 20.2 Flash Memory State Transitions

20.2.3 On-Board Programming Modes

Boot Mode


1. Initial state

The old program version or data remains written in the flash memory. The user should prepare the programming control program and new application program beforehand in the host.




3. Flash memory initialization

The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, total flash memory erasure is performed, without regard to blocks.




2. Programming control program transfer When boot mode is entered, the boot program in the LSI (originally incorporated in the chip) is started and the programming control program in the host is transferred to RAM via SCI communication. The boot program required for flash memory erasing is automatically transferred to the RAM boot program area.



4. Writing new application program

RENESAS


The programming control program transferred from the host to RAM is executed, and the new application program in the host is written into the flash memory.




User Program Mode

1. Initial state

The FWE assessment program that confirms that user program mode has been entered, and the program that will transfer the programming/erase control program from flash memory to on-chip RAM should be written into the flash memory by the user beforehand. The programming/erase control program should be prepared in the host or in the flash memory.




3. Flash memory initialization The programming/erase program in RAM is executed, and the flash memory is initialized (to H'FF). Erasing can be performed in block units,




Jun 10, 2010

2. Programming/erase control program transfer When user program mode is entered, user software confirms this fact, executes transfer program in the flash memory, and transfers the programming/erase control program to RAM.



4. Writing new application program Next, the new application program in the host is written into the erased flash memory blocks. Do not write to unerased blocks.



20.2.4 Flash Memory Emulation in RAM

Emulation should be performed in user mode or user program mode. When the emulation block set in RAMER is accessed while the emulation function is being executed, data written in the overlap RAM is read.




Figure 20.3 Reading Overlap RAM Data in User Mode or User Program Mode

When overlap RAM data is confirmed, the RAMS bit is cleared, RAM overlap is released, and writes should actually be performed to the flash memory.

When the programming control program is transferred to RAM, ensure that the transfer destination and the overlap RAM do not overlap, as this will cause data in the overlap RAM to be rewritten.




Figure 20.4 Writing Overlap RAM Data in User Program Mode

20.2.5 Differences between Boot Mode and User Program Mode

Table 20.1 Differences between Boot Mode and User Program Mode

	Boot Mode	User Program Mode
Total erase	Yes	Yes
Block erase	No	Yes
Programming control program*	(2)	(1) (2) (3)

- (1) Erase/erase-verify
- (2) Program/program-verify
- (3) Emulation

Note: * To be provided by the user, in accordance with the recommended algorithm.

20.2.6 Block Configuration

The flash memory is divided into two 32 kbytes blocks, one 28 kbytes block, one 16 kbytes block, two 8 kbytes blocks, and four 1 kbyte blocks.




Figure 20.5 Block Configuration

20.3 Pin Configuration

The flash memory is controlled by means of the pins shown in table 20.2.

Table 20.2 Pin Configuration

Pin Name	Abbreviation	I/O	Function
Reset	RES	Input	Reset
Flash write enable	FWE	Input	Flash program/erase protection by hardware
Mode 2	MD2	Input	Sets LSI operating mode
Mode 1	MD1	Input	Sets LSI operating mode
Mode 0	MD0	Input	Sets LSI operating mode
Port F0	PF0	Input	Sets LSI operating mode when MD2 = MD1 = MD0 = 0
Port 16	P16	Input	Sets LSI operating mode when MD2 = MD1 = MD0 = 0
Port 14	P14	Input	Sets LSI operating mode when MD2 = MD1 = MD0 = 0
Transmit data	TxD1	Output	Serial transmit data output
Receive data	RxD1	Input	Serial receive data input

20.4 **Register Configuration**

The registers used to control the on-chip flash memory when enabled are shown in table 20.3.

Table 20.3 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address*1
Flash memory control register 1	FLMCR1*4	R/W	H'00*2	H'FFA8
Flash memory control register 2	FLMCR2*4	R	H'00	H'FFA9
Erase block register 1	EBR1*4	R/W	H'00*3	H'FFAA
Erase block register 2	EBR2*4	R/W	H'00*3	H'FFAB
RAM emulation register	RAMER*4	R/W	H'00	H'FEDB
Flash memory power control register	FLPWCR*4	R/W	H'00*3	H'FFAC

Notes: 1. Lower 16 bits of the address.

- 2. When a high level is input to the FWE pin, the initial value is H'80.
- 3. When a low level is input to the FWE pin, or if a high level is input and the SWE bit in FLMCR1 is not set, these registers are initialized to H'00.
- 4. FLMCR1, FLMCR2, EBR1, EBR2, RAMER, and FLPWCR are 8-bit registers. Use byte access on these registers.

20.5 **Register Descriptions**

20.5.1 Flash Memory Control Register 1 (FLMCR1)

Bit:	7	6	5	4	3	2	1	0
	FWE	SWE	ESU	PSU	EV	PV	Е	Р
Initial value:	*	0	0	0	0	0	0	0
R/W:	R	R/W						

Note: * Determined by the state of the FWE pin.

FLMCR1 is an 8-bit register used for flash memory operating mode control. Program-verify mode or erase-verify mode for addresses H'00000 to H'1FFFF is entered by setting SWE bit to 1 when FWE = 1, then setting the PV or EV bit. Program mode for addresses H'00000 to H'1FFFF is entered by setting SWE bit to 1 when FWE = 1, then setting the PSU bit, and finally setting the P bit. Erase mode for addresses H'00000 to H'1FFFF is entered by setting SWE bit to 1 when FWE = 1, then setting the ESU bit, and finally setting the E bit. FLMCR1 is initialized by a reset, and in hardware standby mode and software standby mode. Its initial value is H'80 when a high level is input to the FWE pin, and H'00 when a low level is input. When on-chip flash memory is disabled, a read will return H'00, and writes are invalid.

Writes are enabled only in the following cases: Writes to bit SWE of FLMCR1 enabled when FWE = 1, to bits ESU, PSU, EV, and PV when FWE = 1 and SWE = 1, to bit E when FWE = 1, SWE = 1 and ESU = 1, and to bit P when FWE = 1, EVE = 1, and EVE = 1.

Bit 7—Flash Write Enable Bit (FWE): Sets hardware protection against flash memory programming/erasing.

Bit 7	
FWE	Description
0	When a low level is input to the FWE pin (hardware-protected state)
1	When a high level is input to the FWE pin

Bit 6—Software Write Enable Bit (SWE): Enables or disables flash memory programming and erasing. Set this bit when setting bits 5 to 0, bits 7 to 0 of EBR1, and bits 1 and 0 of EBR2.

Bit 6 SWE	Description	
0	Writes disabled	(Initial value)
1	Writes enabled	
	[Setting condition]	
	When FWE = 1	

Bit 5—Erase Setup Bit (ESU): Prepares for a transition to erase mode. Set this bit to 1 before setting the E bit in FLMCR1 to 1. Do not set the SWE, PSU, EV, PV, E, or P bit at the same time.

Bit 5 ESU	Description	
0	Erase setup cleared	(Initial value)
1	Erase setup	
	[Setting condition]	
	When FWE = 1 and SWE = 1	

Bit 4—Program Setup Bit (PSU): Prepares for a transition to program mode. Set this bit to 1 before setting the P bit in FLMCR1 to 1. Do not set the SWE, ESU, EV, PV, E, or P bit at the same time.

Bit 4 PSU	Description	
0	Program setup cleared	(Initial value)
1	Program setup	
	[Setting condition]	
	When FWE = 1 and SWE = 1	

Bit 3—Erase-Verify (EV): Selects erase-verify mode transition or clearing. Do not set the SWE, ESU, PSU, PV, E, or P bit at the same time.

Bit 3 EV	Description	
0	Erase-verify mode cleared	(Initial value)
1	Transition to erase-verify mode	
	[Setting condition]	
	When FWE = 1 and SWE = 1	

Bit 2—Program-Verify (PV): Selects program-verify mode transition or clearing. Do not set the SWE, ESU, PSU, EV, E, or P bit at the same time.

Bit 2 PV	Description	
0	Program-verify mode cleared	(Initial value)
1	Transition to program-verify mode	
	[Setting condition]	
	When FWE = 1 and SWE = 1	

Bit 1—Erase (E): Selects erase mode transition or clearing. Do not set the SWE, ESU, PSU, EV, PV, or P bit at the same time.

Bit 1 E	Description					
0	Erase mode cleared	(Initial value)				
1	Transition to erase mode					
	[Setting condition]					
	When FWE = 1, SWE = 1, and ESU = 1					

Bit 0—Program (P): Selects program mode transition or clearing. Do not set the SWE, PSU, ESU, EV, PV, or E bit at the same time.

Bit 0	December 1	
Ρ	Description	
0	Program mode cleared	(Initial value)
1	Transition to program mode	
	[Setting condition]	
	When FWE = 1, SWE = 1, and PSU = 1	

20.5.2 Flash Memory Control Register 2 (FLMCR2)

Bit:	7	6	5	4	3	2	1	0
	FLER	_	_		_		_	_
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Note: FLMCR2 is a read-only register, and should not be written to.

FLMCR2 is an 8-bit register used for flash memory operating mode control. FLMCR2 is initialized to H'00 by a reset, and in hardware standby mode and software standby mode. When on-chip flash memory is disabled, a read will return H'00.

Bit 7—Flash Memory Error (FLER): Indicates that an error has occurred during an operation on flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-protection state.

Bit 7		
FLER	Description	
0	Flash memory is operating normally Flash memory program/erase protection (error protection) is disabled	(Initial value)
	[Clearing condition]	
	Reset or hardware standby mode	
1	An error has occurred during flash memory programming/erasing Flash memory program/erase protection (error protection) is enabled	
	[Setting condition]	
	See section 20.8.3 Error Protection	

Bits 6 to 0—Reserved: These bits always read 0.

20.5.3 Erase Block Register 1 (EBR1)

Bit:	7	6	5	4	3	2	1	0
	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W							

EBR1 is an 8-bit register that specifies the flash memory erase area block by block. EBR1 is initialized to H'00 by a reset, in hardware standby mode and software standby mode, when a low level is input to the FWE pin, and when a high level is input to the FWE pin and the SWE bit in FLMCR1 is not set. When a bit in EBR1 is set to 1, the corresponding block can be erased. Other blocks are erase-protected. Only one of the bits of EBR1 and EBR2 combined can be set. Do not set more than one bit, as this will cause all the bits in both EBR1 and EBR2 to be automatically cleared to 0. When on-chip flash memory is disabled, a read will return H'00, and writes are invalid.

The flash memory block configuration is shown in table 20.4.

20.5.4 Erase Block Register 2 (EBR2)

Bit:	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	EB9	EB8
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W							

EBR2 is an 8-bit register that specifies the flash memory erase area block by block. EBR2 is initialized to H'00 by a reset, in hardware standby mode and software standby mode, when a low level is input to the FWE pin. Bit 0 will be initialized to 0 if bit SWE of FLMCR1 is not set, even though a high level is input to pin FWE. When a bit in EBR2 is set to 1, the corresponding block can be erased. Other blocks are erase-protected. Only one of the bits of EBR1 and EBR2 combined can be set. Do not set more than one bit, as this will cause all the bits in both EBR1 and EBR2 to be automatically cleared to 0. Bits 7 to 2 are reserved and must only be written with 0. When on-chip flash memory is disabled, a read will return H'00, and writes are invalid.

The flash memory block configuration is shown in table 20.4.

Table 20.4 Flash Memory Erase Blocks

Block (Size)	Addresses
EB0 (1 kbyte)	H'000000 to H'0003FF
EB1 (1 kbyte)	H'000400 to H'0007FF
EB2 (1 kbyte)	H'000800 to H'000BFF
EB3 (1 kbyte)	H'000C00 to H'000FFF
EB4 (28 kbytes)	H'001000 to H'007FFF
EB5 (16 kbytes)	H'008000 to H'00BFFF
EB6 (8 kbytes)	H'00C000 to H'00DFFF
EB7 (8 kbytes)	H'00E000 to H'00FFFF
EB8 (32 kbytes)	H'010000 to H'017FFF
EB9 (32 kbytes)	H'018000 to H'01FFFF

20.5.5 RAM Emulation Register (RAMER)

Bit:	7	6	5	4	3	2	1	0
	_		_	_	RAMS	RAM2	RAM1	RAM0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W

RAMER specifies the area of flash memory to be overlapped with part of RAM when emulating real-time flash memory programming. RAMER initialized to H'00 by a reset and in hardware standby mode. It is not initialized by software standby mode. RAMER settings should be made in user mode or user program mode.

Flash memory area divisions are shown in table 20.5. To ensure correct operation of the emulation function, the ROM for which RAM emulation is performed should not be accessed immediately after this register has been modified. Normal execution of an access immediately after register modification is not guaranteed.

Bits 7 and 6—Reserved: These bits always read 0.

Bits 5 and 4—Reserved: Only 0 may be written to these bits.

Bit 3—RAM Select (RAMS): Specifies selection or non-selection of flash memory emulation in RAM. When RAMS = 1, all flash memory block are program/erase-protected.

Bit 3 RAMS	Description	
0	Emulation not selected	(Initial value)
	Program/erase-protection of all flash memory blocks is disabled	
1	Emulation selected	
	Program/erase-protection of all flash memory blocks is enabled	

Bits 2 to 0—Flash Memory Area Selection (RAM2 to RAM0): These bits are used together with bit 3 to select the flash memory area to be overlapped with RAM. (See table 20.5.)

Table 20.5 Flash Memory Area Divisions

Addresses	Block Name	RAMS	RAM2	RAM1	RAM0
H'FFE000 to H'FFE3FF	RAM area 1 kbyte	0	*	*	*
H'000000 to H'0003FF	EB0 (1 kbyte)	1	0	0	*
H'000400 to H'0007FF	EB1 (1 kbyte)	1	0	1	*
H'000800 to H'000BFF	EB2 (1 kbyte)	1	1	0	*
H'000C00 to H'000FFF	EB3 (1 kbyte)	1	1	1	*

^{*:} Don't care

D:4 7

20.5.6 Flash Memory Power Control Register (FLPWCR)

Bit:	7	6	5	4	3	2	1	0	
	PDWND	_	_	_	_	_	_	_	Ī
Initial value:	0	0	0	0	0	0	0	0	_
R/W:	R/W	R	R	R	R	R	R	R	

FLPWCR enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode.

Bit 7—Power-Down Disable (PDWND): Enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode. For details, see section 20.12, Flash Memory and Power-Down States.

PDWND	Description					
0	Transition to flash memory power-down mode enabled	(Initial value)				
1	Transition to flash memory power-down mode disabled					

Bits 6 to 0—Reserved: These bits always read 0.

20.6 On-Board Programming Modes

When pins are set to on-board programming mode and a reset-start is executed, a transition is made to the on-board programming state in which program/erase/verify operations can be performed on the on-chip flash memory. There are two on-board programming modes: boot mode and user program mode. The pin settings for transition to each of these modes are shown in table 20.6. For a diagram of the transitions to the various flash memory modes, see figure 20.2.

Table 20.6 Setting On-Board Programming Modes

Mode		FWE	MD2	MD1	MD0	
Boot mode	Expanded mode	1	0	1	0	
	Single-chip mode		0	1	1	_
User program mode	Expanded mode	1	1	1	0	
	Single-chip mode		1	1	1	

20.6.1 Boot Mode

When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. The SCI channel to be used is set to asynchronous mode.

When a reset-start is executed after the LSI's pins have been set to boot mode, the boot program built into the LSI is started and the programming control program prepared in the host is serially transmitted to the LSI via the SCI. In the LSI, the programming control program received via the SCI is written into the programming control program area in on-chip RAM. After the transfer is completed, control branches to the start address of the programming control program area and the programming control program execution state is entered (flash memory programming is performed).

The transferred programming control program must therefore include coding that follows the programming algorithm given later.

The system configuration in boot mode is shown in figure 20.6, and the boot mode execution procedure in figure 20.7.




Figure 20.6 System Configuration in Boot Mode





Figure 20.7 Boot Mode Execution Procedure

Automatic SCI Bit Rate Adjustment



When boot mode is initiated, the LSI measures the low period of the asynchronous SCI communication data (H'00) transmitted continuously from the host. The SCI transmit/receive format should be set as follows: 8-bit data, 1 stop bit, no parity. The LSI calculates the bit rate of the transmission from the host from the measured low period, and transmits one H'00 byte to the host to indicate the end of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the LSI. If reception cannot be performed normally, initiate boot mode again (reset), and repeat the above operations. Depending on the host's transmission bit rate and the LSI's system clock frequency, there will be a discrepancy between the bit rates of the host and the LSI. Set the host transfer bit rate at 19,200, 9,600 or 4,800 bps to operate the SCI properly.

Table 20.7 shows host transfer bit rates and system clock frequencies for which automatic adjustment of the LSI bit rate is possible. The boot program should be executed within this system clock range.

Table 20.7 System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate is Possible

Host Bit Rate	System Clock Frequency for Which Automatic Adjustment of LSI Bit Rate is Possible
19,200 bps	16 to 20 MHz
9,600 bps	8 to 20 MHz
4,800 bps	4 to 20 MHz

Note: The system clock frequency used in boot mode is generated by an external crystal oscillator element. PLL frequency multiplication is not used.

On-Chip RAM Area Divisions in Boot Mode: In boot mode, the RAM area is divided into an area used by the boot program and an area to which the programming control program is transferred via the SCI, as shown in figure 20.8. The boot program area cannot be used until the execution state in boot mode switches to the programming control program transferred from the host.




Figure 20.8 RAM Areas in Boot Mode

Notes on Use of Boot Mode:

- When the chip comes out of reset in boot mode, it measures the low-level period of the input at the SCI's RxD1 pin. The reset should end with RxD1 high. After the reset ends, it takes approximately 100 states before the chip is ready to measure the low-level period of the RxD1 pin.
- In boot mode, if any data has been programmed into the flash memory (if all data is not 1), all
 flash memory blocks are erased. Boot mode is for use when user program mode is unavailable,
 such as the first time on-board programming is performed, or if the program activated in user
 program mode is accidentally erased.
- Interrupts cannot be used while the flash memory is being programmed or erased.
- The RxD1 and TxD1 pins should be pulled up on the board.
- Before branching to the programming control program (RAM area H'FFE7FF), the chip terminates transmit and receive operations by the on-chip SCI (channel 1) (by clearing the RE

and TE bits in SCR to 0), but the adjusted bit rate value remains set in BRR. The transmit data output pin, TxD1, goes to the high-level output state (PA1DDR = 1, PA1DR = 1).

The contents of the CPU's internal general registers are undefined at this time, so these registers must be initialized immediately after branching to the programming control program. In particular, since the stack pointer (SP) is used implicitly in subroutine calls, etc., a stack area must be specified for use by the programming control program.

The initial values of other on-chip registers are not changed.

- Boot mode can be entered by making the pin settings shown in table 20.6 and executing a
 reset-start.
 - Boot mode can be cleared by driving the reset pin low, waiting at least 20 states, then setting the FWE pin and mode pins, and executing reset release*1. Boot mode can also be cleared by a WDT overflow reset.
 - Do not change the mode pin input levels in boot mode, and do not drive the FWE pin low while the boot program is being executed or while flash memory is being programmed or erased*2.
- If the mode pin input levels are changed (for example, from low to high) during a reset, the state of ports with multiplexed address functions and bus control output pins (AS, RD, HWR) will change according to the change in the microcomputer's operating mode*3.
 - Therefore, care must be taken to make pin settings to prevent these pins from becoming output signal pins during a reset, or to prevent collision with signals outside the microcomputer.
- Notes: 1. Mode pin and FWE pin input must satisfy the mode programming setup time ($t_{MDS} = 4$ states) with respect to the reset release timing.
 - 2. For more information on FWE application/cancel, refer to section 20.13, Flash Memory Programming and Erasing Precautions.
 - 3. See appendix D, Pin States.

20.6.2 User Program Mode

When set to user program mode, the chip can program and erase its flash memory by executing a user program/erase control program. Therefore, on-board reprogramming of the on-chip flash memory can be carried out by providing on-board means of FWE control and supply of programming data, and storing a program/erase control program in part of the program area as necessary.

To select user program mode, select a mode that enables the on-chip flash memory (modes 6 or 7), and apply a high level to the FWE pin. In this mode, on-chip supporting modules other than flash memory operate as they normally would in modes 6 and 7.

The flash memory itself cannot be read while the SWE bit is set to 1 to perform programming or erasing, so the control program that performs programming and erasing should be run in on-chip RAM or external memory. When a program is in external memory, an instruction for writing to flash memory and the following instruction must be in the on-chip RAM.

Figure 20.9 shows the procedure for executing the program/erase control program when transferred to on-chip RAM.




Figure 20.9 User Program Mode Execution Procedure

20.7 Flash Memory Programming/Erasing

A software method, using the CPU, is employed to program and erase flash memory in the on-board programming modes. There are four flash memory operating modes: program mode, erase mode, program-verify mode, and erase-verify mode. Transitions to these modes for addresses H'000000 to H'01FFFF are made by setting the PSU, ESU, P, E, PV, and EV bits in FLMCR1.

The flash memory cannot be read while being programmed or erased. Therefore, the program (user program) that controls flash memory programming/erasing should be located and executed in on-chip RAM or external memory.

When a program is in external memory, an instruction for writing to flash memory and the following instruction must be in the on-chip RAM. The DTC must not be activated before or after execution of an instruction for writing to flash memory.

In the following operation descriptions, wait times after setting or clearing individual bits in FLMCR1 are given as parameters; for details of the wait times, see section 23.7, Flash Memory Characteristics.

- Notes: 1. Operation is not guaranteed if setting/resetting of the SWE, ESU, PSU, EV, PV, E, and P bits in FLMCR1 is executed by a program in flash memory.
 - 2. When programming or erasing, set FWE to 1 (programming/erasing will not be executed if FWE = 0).
 - 3. Programming must be executed in the erased state. Do not perform additional programming on addresses that have already been programmed.




Figure 20.10 FLMCR1 Bit Settings and State Transitions

20.7.1 Program Mode

When writing data or programs to flash memory, the program/program-verify flowchart shown in figure 20.11 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to flash memory without subjecting the device to voltage stress or sacrificing program data reliability. Programming should be carried out 128 bytes at a time.

The wait times after bits are set or cleared in the flash memory control register 1 (FLMCR1) and the maximum number of programming operations (N) are shown in table 23.10.

Following the elapse of (t_{sswe}) μs or more after the SWE bit is set to 1 in FLMCR1, 128-byte data is written consecutively to the write addresses. The lower 8 bits of the first address written to must be H'00 and H'80, 128 consecutive byte data transfers are performed. The program address and program data are latched in the flash memory. A 128-byte data transfer must be performed even if writing fewer than 128 bytes; in this case, H'FF data must be written to the extra addresses.

Next, the watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. Set a value greater than $(t_{spsu} + t_{sp} + t_{cp} + t_{cpsu})$ µs as the WDT overflow period. Preparation for entering program mode (program setup) is performed next by setting the PSU bit in FLMCR1. The operating mode is then switched to program mode by setting the P bit in FLMCR1 after the elapse of at least (t_{spsu}) µs. The time during which the P bit is set is the flash memory programming time. Make a program setting so that the time for one programming operation is within the range of (t_{sp}) µs.

The wait time after P bit setting must be changed according to the degree of progress through the programming operation. For details see "Notes on Program/Program-Verify Procedure", in section 20.7.2.

20.7.2 Program-Verify Mode

In program-verify mode, the data written in program mode is read to check whether it has been correctly written in the flash memory.

After the elapse of the given programming time, clear the P bit in FLMCR1, then wait for at least (t_{cp}) µs before clearing the PSU bit to exit program mode. After exiting program mode, the watchdog timer setting is also cleared. The operating mode is then switched to program-verify mode by setting the PV bit in FLMCR1. Before reading in program-verify mode, a dummy write of H'FF data should be made to the addresses to be read. The dummy write should be executed after the elapse of (t_{spv}) µs or more. When the flash memory is read in this state (verify data is read in 16-bit units), the data at the latched address is read. Wait at least (t_{spvr}) µs after the dummy write before performing this read operation. Next, the originally written data is compared with the verify data, and reprogram data is computed (see figure 20.11) and transferred to RAM. After verification of 128 bytes of data has been completed, exit program-verify mode, wait for at least (t_{cpv}) µs, then clear the SWE bit in FLMCR1. If reprogramming is necessary, set program mode again, and repeat the program/program-verify sequence as before. The maximum number of repetitions of the program/program-verify sequence is indicated by the maximum programming count (N). Leave a wait time of at least (t_{cswe}) µs after clearing SWE.

Notes on Program/Program-Verify Procedure

- 1. In order to perform 128-byte-unit programming, the lower 8 bits of the write start address must be H'00 or H'80.
- 2. When performing continuous writing of 128-byte data to flash memory, byte-unit transfer should be used.
 - 128-byte data transfer is necessary even when writing fewer than 128 bytes of data. Write H'FF data to the extra addresses.
- 3. Verify data is read in word units.
- 4. The write pulse is applied and a flash memory write executed while the P bit in FLMCR1 is set. In the H8S/2646, write pulses should be applied as follows in the program/program-verify procedure to prevent voltage stress on the device and loss of write data reliability.
 - a. After write pulse application, perform a verify-read in program-verify mode and apply a write pulse again for any bits read as 1 (reprogramming processing). When all the 0-write bits in the 128-byte write data are read as 0 in the verify-read operation, the program/program-verify procedure is completed. In the H8S/2646, the number of loops in reprogramming processing is guaranteed not to exceed the maximum value of the maximum programming count (N).

b. After write pulse application, a verify-read is performed in program-verify mode, and programming is judged to have been completed for bits read as 0. The following processing is necessary for programmed bits.

When programming is completed at an early stage in the program/program-verify procedure:

If programming is completed in the 1st to 6th reprogramming processing loop, additional programming should be performed on the relevant bits. Additional programming should only be performed on bits which first return 0 in a verify-read in certain reprogramming processing.

When programming is completed at a late stage in the program/program-verify procedure: If programming is completed in the 7th or later reprogramming processing loop, additional programming is not necessary for the relevant bits.

- c. If programming of other bits is incomplete in the 128 bytes, reprogramming processing should be executed. If a bit for which programming has been judged to be completed is read as 1 in a subsequent verify-read, a write pulse should again be applied to that bit.
- 5. The period for which the P bit in FLMCR1 is set (the write pulse width) should be changed according to the degree of progress through the program/program-verify procedure. For detailed wait time specifications, see section 23.7, Flash Memory Characteristics.

Item	Symbol	Item	Symbol
sp		When reprogramming loop count (n) is 1 to 6	t _{sp30}
P bit setting		When reprogramming loop count (n) is 7 or more	t _{sp200}
		In case of additional programming processing*	t _{sp10}

Note: * Additional programming processing is necessary only when the reprogramming loop count (n) is 1 to 6.

6. The program/program-verify flowchart for the LSI is shown in figure 20.11.

To cover the points noted above, bits on which reprogramming processing is to be executed, and bits on which additional programming is to be executed, must be determined as shown below.

Since reprogram data and additional-programming data vary according to the progress of the programming procedure, it is recommended that the following data storage areas (128 bytes each) be provided in RAM.

Reprogram Data Computation Table

(D)	Result of Verify-Read after Write Pulse Application (V)	(X) Result of Operation	Comments
0	0	1	Programming completed: reprogramming processing not to be executed
0	1	0	Programming incomplete: reprogramming processing to be executed
1	0	1	_
1	1	1	Still in erased state: no action

Legend:

(D): Source data of bits on which programming is executed

(X): Source data of bits on which reprogramming is executed

Additional-Programming Data Computation Table

(X')	Result of Verify-Read after Write Pulse Application (V)	(Y) Result of Operation	Comments
0	0	0	Programming by write pulse application judged to be completed: additional programming processing to be executed
0	1	1	Programming by write pulse application incomplete: additional programming processing not to be executed
1	0	1	Programming already completed: additional programming processing not to be executed
1	1	1	Still in erased state: no action

Legend:

(Y): Data of bits on which additional programming is executed

(X'): Data of bits on which reprogramming is executed in a certain reprogramming loop

7. It is necessary to execute additional programming processing during the course of the LSI program/program-verify procedure. However, once 128-byte-unit programming is finished, additional programming should not be carried out on the same address area. When executing reprogramming, an erase must be executed first. Note that normal operation of reads, etc., is not guaranteed if additional programming is performed on addresses for which a program/program-verify operation has finished.




Figure 20.11 Program/Program-Verify Flowchart

20.7.3 Erase Mode

When erasing flash memory, the single-block erase flowchart shown in figure 20.12 should be followed.

The wait times after bits are set or cleared in the flash memory control register 1 (FLMCR1) and the maximum number of erase operations (N) are shown in table 23.10.

To erase flash memory contents, make a 1-bit setting for the flash memory area to be erased in erase block register 1 and 2 (EBR1, EBR2) at least (t_{sswe}) μ s after setting the SWE bit to 1 in FLMCR1. Next, the watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. Set a value of approximately 19.8 ms as the WDT overflow period. Preparation for entering erase mode (erase setup) is performed next by setting the ESU bit in FLMCR1. The operating mode is then switched to erase mode by setting the E bit in FLMCR1 after the elapse of at least (t_{sess}) μ s. The time during which the E bit is set is the flash memory erase time. Ensure that the erase time does not exceed (t_{ses}) ms.

Note: With flash memory erasing, preprogramming (setting all memory data in the memory to be erased to all 0) is not necessary before starting the erase procedure.

20.7.4 Erase-Verify Mode

In erase-verify mode, data is read after memory has been erased to check whether it has been correctly erased.

After the elapse of the fixed erase time, clear the E bit in FLMCR1, then wait for at least (t_{ce}) μs before clearing the ESU bit to exit erase mode. After exiting erase mode, the watchdog timer setting is also cleared. The operating mode is then switched to erase-verify mode by setting the EV bit in FLMCR1. Before reading in erase-verify mode, a dummy write of H'FF data should be made to the addresses to be read. The dummy write should be executed after the elapse of (t_{sev}) μs or more. When the flash memory is read in this state (verify data is read in 16-bit units), the data at the latched address is read. Wait at least (t_{sevr}) μs after the dummy write before performing this read operation. If the read data has been erased (all 1), a dummy write is performed to the next address, and erase-verify is performed. If the read data is unerased, set erase mode again, and repeat the erase/erase-verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is indicated by the maximum erase count (N). When verification is completed, exit erase-verify mode, and wait for at least (t_{cev}) μs . If erasure has been completed on all the erase blocks, clear the SWE bit in FLMCR1, and leave a wait time of at least (t_{cev}) μs .

If erasing multiple blocks, set a single bit in EBR1/EBR2 for the next block to be erased, and repeat the erase/erase-verify sequence as before.




Figure 20.12 Erase/Erase-Verify Flowchart

20.8 Protection

There are three kinds of flash memory program/erase protection: hardware protection, software protection, and error protection.

20.8.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted. Hardware protection is reset by settings in flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), erase block register 1 (EBR1), and erase block register 2 (EBR2). The FLMCR1, FLMCR2, EBR1, and EBR2 settings are retained in the error-protected state. (See table 20.8.)

Table 20.8 Hardware Protection

		Functions	
Item	Description	Program	Erase
FWE pin protection	When a low level is input to the FWE pin, FLMCR1, FLMCR2, (except bit FLER) EBR and EBR2 are initialized, and the program/erase-protected state is entered.	Yes 1,	Yes
Reset/standby protection	In a reset (including a WDT reset) and in standby mode, FLMCR1, FLMCR2, EBR1, and EBR2 are initialized, and the program/erase-protected state is entered.	Yes	Yes
	 In a reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the RES pin low for the RES pulse width specified in the AC Characteristics section. 		

20.8.2 Software Protection

Software protection can be implemented by setting the SWE bit in FLMCR1, erase block register 1 (EBR1), erase block register 2 (EBR2), and the RAMS bit in the RAM emulation register (RAMER). When software protection is in effect, setting the P or E bit in flash memory control register 1 (FLMCR1), does not cause a transition to program mode or erase mode. (See table 20.9.)

Table 20.9 Software Protection

		Functions	
Item	Description	Program	Erase
SWE bit protection	Setting bit SWE in FLMCR1 to 0 will place area H'000000 to H'01FFFF in the program/erase-protected state. (Execute the program in the on-chip RAM, external memory)	Yes	Yes
Block specification protection	 Erase protection can be set for individual blocks by settings in erase block register 1 (EBR1) and erase block register 2 (EBR2). Setting EBR1 and EBR2 to H'00 places all blocks in the erase-protected state. 	_	Yes
Emulation protection	Setting the RAMS bit to 1 in the RAM emulation register (RAMER) places all block in the program/erase-protected state.	Yes	Yes

20.8.3 Error Protection

In error protection, an error is detected when H8S/2646 runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

If the LSI malfunctions during flash memory programming/erasing, the FLER bit is set to 1 in FLMCR2 and the error protection state is entered. The FLMCR1, FLMCR2, EBR1, and EBR2 settings are retained, but program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However, PV and EV bit setting is enabled, and a transition can be made to verify mode.

FLER bit setting conditions are as follows:

- 1. When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- 2. Immediately after exception handling (excluding a reset) during programming/erasing
- 3. When a SLEEP instruction (including software standby) is executed during programming/erasing
- 4. When the CPU releases the bus to the DTC

Error protection is released only by a reset and in hardware standby mode.

Figure 20.13 shows the flash memory state transition diagram.




Figure 20.13 Flash Memory State Transitions

20.9 Flash Memory Emulation in RAM

Making a setting in the RAM emulation register (RAMER) enables part of RAM to be overlapped onto the flash memory area so that data to be written to flash memory can be emulated in RAM in real time. After the RAMER setting has been made, accesses cannot be made from the flash memory area or the RAM area overlapping flash memory. Emulation can be performed in user mode and user program mode. Figure 20.14 shows an example of emulation of real-time flash memory programming.




Figure 20.14 Flowchart for Flash Memory Emulation in RAM




Figure 20.15 Example of RAM Overlap Operation

Example in which Flash Memory Block Area EB0 is Overlapped

- 1. Set bits RAMS, RAM2 to RAM0 in RAMER to 1, 0, 0, 0, to overlap part of RAM onto the area (EB0) for which real-time programming is required.
- 2. Real-time programming is performed using the overlapping RAM.
- 3. After the program data has been confirmed, the RAMS bit is cleared, releasing RAM overlap.
- 4. The data written in the overlapping RAM is written into the flash memory space (EB0).
- Notes: 1. When the RAMS bit is set to 1, program/erase protection is enabled for all blocks regardless of the value of RAM2 to RAM0 (emulation protection). In this state, setting the P or E bit in flash memory control register 1 (FLMCR1), will not cause a transition to program mode or erase mode. When actually programming or erasing a flash memory area, the RAMS bit should be cleared to 0.
 - 2. A RAM area cannot be erased by execution of software in accordance with the erase algorithm while flash memory emulation in RAM is being used.
 - 3. Block area EB0 contains the vector table. When performing RAM emulation, the vector table is needed in the overlap RAM.

20.10 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including NMI interrupt is disabled when flash memory is being programmed or erased (when the P or E bit is set in FLMCR1), and while the boot program is executing in boot mode*1, to give priority to the program or erase operation. There are three reasons for this:

- 1. Interrupt during programming or erasing might cause a violation of the programming or erasing algorithm, with the result that normal operation could not be assured.
- 2. In the interrupt exception handling sequence during programming or erasing, the vector would not be read correctly*2, possibly resulting in MCU runaway.
- 3. If interrupt occurred during boot program execution, it would not be possible to execute the normal boot mode sequence.

For these reasons, in on-board programming mode alone there are conditions for disabling interrupt, as an exception to the general rule. However, this provision does not guarantee normal erasing and programming or MCU operation. All requests, including NMI interrupt, must therefore be restricted inside and outside the MCU when programming or erasing flash memory. NMI interrupt is also disabled in the error-protection state while the P or E bit remains set in FLMCR1.

- Notes: 1. Interrupt requests must be disabled inside and outside the MCU until the programming control program has completed programming.
 - 2. The vector may not be read correctly in this case for the following two reasons:
 - If flash memory is read while being programmed or erased (while the P or E bit is set in FLMCR1), correct read data will not be obtained (undetermined values will be returned).
 - If the interrupt entry in the vector table has not been programmed yet, interrupt exception handling will not be executed correctly.

20.11 Programmer Mode

In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as for a discrete flash memory. Use a PROM programmer that supports the Renesas Technology's 128-kbyte flash memory on-chip MCU device type (FZTAT128V5A).

20.12 Flash Memory and Power-Down States

In addition to its normal operating state, the flash memory has power-down states in which power consumption is reduced by halting part or all of the internal power supply circuitry.

There are three flash memory operating states:

- (1) Normal operating mode: The flash memory can be read and written to.
- (2) Power-down mode: Part of the power supply circuitry is halted, and the flash memory can be read when the LSI is operating on the subclock.
- (3) Standby mode: All flash memory circuits are halted, and the flash memory cannot be read or written to.

States (2) and (3) are flash memory power-down states. Table 20.10 shows the correspondence between the operating states of the LSI and the flash memory.

Table 20.10 Flash Memory Operating States

LSI Operating State	Flash Memory Operating State	
High-speed mode	Normal mode (read/write)	
Medium-speed mode		
Sleep mode		
Subactive mode	When PDWND = 0: Power-down mode (read-only)	
Subsleep mode	When PDWND = 1: Normal mode (read-only)	
Watch mode	Standby mode	
Software standby mode		
Hardware standby mode		

20.12.1 Notes on Power-Down States

- 1. When the flash memory is in a power-down state, part or all of the internal power supply circuitry is halted. Therefore, a power supply circuit stabilization period must be provided when returning to normal operation. When the flash memory returns to its normal operating state from a power-down state, bits STS2 to STS0 in SBYCR must be set to provide a wait time of at least 20 µs (power supply stabilization time), even if an oscillation stabilization period is not necessary.
- 2. In a power-down state, FLMCR1, FLMCR2, EBR1, EBR2, RAMER, and FLPWCR cannot be read from or written to.

20.13 Flash Memory Programming and Erasing Precautions

Precautions concerning the use of on-board programming mode, the RAM emulation function, and programmer mode are summarized below.

1. Use the specified voltages and timing for programming and erasing.

Applied voltages in excess of the rating can permanently damage the device. Use a PROM programmer that supports the Renesas Electronics microcomputer device type with 128-kbyte on-chip flash memory (FZTAT256V3A).

Do not select the HN27C4096 setting for the PROM programmer, and only use the specified socket adapter. Failure to observe these points may result in damage to the device.

2. Powering on and off (see figures 20.16 to 20.18)

Do not apply a high level to the FWE pin until V_{cc} has stabilized. Also, drive the FWE pin low before turning off V_{cc} .

When applying or disconnecting $V_{\rm cc}$ power, fix the FWE pin low and place the flash memory in the hardware protection state.

The power-on and power-off timing requirements should also be satisfied in the event of a power failure and subsequent recovery.

3. FWE application/disconnection (see figures 20.16 to 20.18)

FWE application should be carried out when MCU operation is in a stable condition. If MCU operation is not stable, fix the FWE pin low and set the protection state.

The following points must be observed concerning FWE application and disconnection to prevent unintentional programming or erasing of flash memory:

- Apply FWE when the V_{CC} voltage has stabilized within its rated voltage range.
 Apply FWE when oscillation has stabilized (after the elapse of the oscillation settling time).
- In boot mode, apply and disconnect FWE during a reset.
- In user program mode, FWE can be switched between high and low level regardless of a reset state.
 - FWE input can also be switched during execution of a program in flash memory.
- Do not apply FWE if program runaway has occurred.
- Disconnect FWE only when the SWE, ESU, PSU, EV, PV, P, and E bits in FLMCR1 are cleared.

Make sure that the SWE, ESU, PSU, EV, PV, P, and E bits are not set by mistake when applying or disconnecting FWE.

4. Do not apply a constant high level to the FWE pin.

Apply a high level to the FWE pin only when programming or erasing flash memory. A system configuration in which a high level is constantly applied to the FWE pin should be avoided. Also, while a high level is applied to the FWE pin, the watchdog timer should be activated to prevent overprogramming or overerasing due to program runaway, etc.

5. Use the recommended algorithm when programming and erasing flash memory.

The recommended algorithm enables programming and erasing to be carried out without subjecting the device to voltage stress or sacrificing program data reliability. When setting the P or E bit in FLMCR1, the watchdog timer should be set beforehand as a precaution against program runaway, etc.

6. Do not set or clear the SWE bit during execution of a program in flash memory.

Do not set or clear the SWE bit during execution of a program in flash memory. Wait for at least $100~\mu s$ after clearing the SWE bit before executing a program or reading data in flash memory. When the SWE bit is set, data in flash memory can be rewritten, but when SWE = 1, flash memory can only be read in program-verify or erase-verify mode. Access flash memory only for verify operations (verification during programming/erasing). Do not clear the SWE bit during programming, erasing, or verifying.

Similarly, when using the RAM emulation function while a high level is being input to the FWE pin, the SWE bit must be cleared before executing a program or reading data in flash memory. However, the RAM area overlapping flash memory space can be read and written to regardless of whether the SWE bit is set or cleared.

7. Do not use interrupts while flash memory is being programmed or erased.

All interrupt requests, including NMI, should be disabled during FWE application to give priority to program/erase operations.

8. Do not perform additional programming. Erase the memory before reprogramming.

In on-board programming, perform only one programming operation on a 128-byte programming unit block. In programmer mode, also, perform only one programming operation on a 128-byte programming unit block. Further programming must only be executed after this programming unit block has been erased.

9. Before programming, check that the chip is correctly mounted in the PROM programmer.

Overcurrent damage to the device can result if the index marks on the PROM programmer socket, socket adapter, and chip are not correctly aligned.

10. Do not touch the socket adapter or chip during programming.

Touching either of these can cause contact faults and write errors.




Figure 20.16 Power-On/Off Timing (Boot Mode)




Figure 20.17 Power-On/Off Timing (User Program Mode)




Figure 20.18 Mode Transition Timing (Example: Boot Mode → User Mode ↔ User Program Mode)

Section 21 Clock Pulse Generator

21.1 Overview

The H8S/2646 Group has a built-in clock pulse generator (CPG) that generates the system clock (ϕ) , the bus master clock, and internal clocks.

The clock pulse generator consists of an oscillator, PLL (phase-locked loop) circuit, clock selection circuit, medium-speed clock divider, bus master clock selection circuit, subclock oscillator, and waveform shaping circuit. The frequency can be changed by means of the PLL circuit in the CPG. Frequency changes are performed by software by means of settings in the system clock control register (SCKCR) and low-power control register (LPWRCR).

21.1.1 Block Diagram

Figure 21.1 shows a block diagram of the clock pulse generator.




Figure 21.1 Block Diagram of Clock Pulse Generator

21.1.2 Register Configuration

The clock pulse generator is controlled by SCKCR and LPWRCR. Table 21.1 shows the register configuration.

Table 21.1 Clock Pulse Generator Register

Name	Abbreviation	R/W	Initial Value	Address*
System clock control register	SCKCR	R/W	H'00	H'FDE6
Low-power control register	LPWRCR	R/W	H'00	H'FDEC

Note:* Lower 16 bits of the address.

21.2 Register Descriptions

21.2.1 System Clock Control Register (SCKCR)

Bit	:	7	6	5	4	3	2	1	0	
		PSTOP	_	_	_	STCS	SCK2	SCK1	SCK0	
Initial va	alue:	0	0	0	0	0	0	0	0	
R/W	:	R/W	_	_	_	R/W	R/W	R/W	R/W	

SCKCR is an 8-bit readable/writable register that performs ϕ clock output control and medium-speed mode control, selection of operation when the PLL circuit frequency multiplication factor is changed, and medium-speed mode control.

SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7— ϕ Clock Output Disable (PSTOP): Controls ϕ output.

	Description									
Bit 7 PSTOP	High Speed Mode, Medium Speed Mode, Subactive Mode	Sleep Mode, Subsleep Mode	Software Standby Mode, Watch Mode, and Direct Transition	Hardware Standby Mode						
0	φ output (initial value)	φ output	Fixed high	High impedance						
1	Fixed high	Fixed high	Fixed high	High impedance						

Bits 6 to 4—Reserved: These bits are always read as 0 and cannot be modified.

Bit 3—Frequency Multiplication Factor Switching Mode Select (STCS): Selects the operation when the PLL circuit frequency multiplication factor is changed.

Bit 3 STCS	Description
0	Specified multiplication factor is valid after recovery from software standby mode, watch mode, or subactive mode (Initial value)
1	Specified multiplication factor is valid immediately after STC bits are rewritten

Bits 2 to 0—System Clock Select 2 to 0 (SCK2 to SCK0): These bits select the bus master clock.

Bit 2 SCK2	Bit 1 SCK1	Bit 0 SCK0	Description	
0	0	0	Bus master is in high-speed mode	(Initial value)
		1	Medium-speed clock is $\phi/2$	
	1	0	Medium-speed clock is φ/4	
		1	Medium-speed clock is $\phi/8$	
1	0	0	Medium-speed clock is φ/16	
		1	Medium-speed clock is $\phi/32$	
	1		_	

21.2.2 Low-Power Control Register (LPWRCR)

Bit	7	6	5	4	3	2	1	0
	DTON	LSON	NESEL	SUBSTP	RFCUT	_	STC1	STC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LPWRCR is an 8-bit readable/writable register that performs power-down mode control. The following pertains to bits 1 and 0. For details of the other bits, see section 22.2.3, Low-Power Control Register (LPWRCR). LPWRCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 1 and 0—Frequency Multiplication Factor (STC1, STC0): The STC bits specify the frequency multiplication factor of the PLL circuit.

Bit 1 STC1	Bit 0 STC0	Description	
0	0	×1	(Initial value)
	1	×2	
1	0	×4	
	1	Setting prohibited	

Note: Make this setting so that the clock frequency both before and after multiplication is within the operating frequency range of the LSI.

Note: A system clock frequency multiplied by the multiplication factor (STC1 and STC0) should not exceed the maximum operating frequency defined in section 23, Electrical Characteristics.

21.3 Oscillator

A crystal oscillator is used to supply clock pulses.

In either case, the input clock should be from 4 MHz to 20 MHz.

21.3.1 Connecting a Crystal Resonator

Circuit Configuration: A crystal resonator can be connected as shown in the example in figure 21.2. Select the damping resistance R_d according to table 21.2. An AT-cut parallel-resonance crystal should be used.




Figure 21.2 Connection of Crystal Resonator (Example)

Table 21.2 Damping Resistance Value

Frequency (MHz)	4	8	12	16	20
$R_{d}(\Omega)$	500	200	0	0	0

Crystal Resonator: Figure 21.3 shows the equivalent circuit of the crystal resonator. Use a crystal resonator that has the characteristics shown in table 18.3. The crystal resonator frequency should not exceed 20 MHz.




Figure 21.3 Crystal Resonator Equivalent Circuit

Table 21.3 Crystal Resonator Parameters

Frequency (MHz)	4	8	12	16	20
$R_s \max (\Omega)$	120	80	60	50	40
C _o max (pF)	7	7	7	7	7

Note on Board Design: When a crystal resonator is connected, the following points should be noted:

Other signal lines should be routed away from the oscillator circuit to prevent induction from interfering with correct oscillation. See figure 21.4.

When designing the board, place the crystal resonator and its load capacitors as close as possible to the XTAL and EXTAL pins.




Figure 21.4 Example of Incorrect Board Design

External circuitry such as that shown below is recommended around the PLL.




Figure 21.5 Points for Attention when Using PLL Oscillation Circuit

Place oscillation stabilization capacitor C1 and resistor R1 close to the PLLCAP pin, and ensure that no other signal lines cross this line. Supply the C1 ground from PLLVSS.

Separate PLLVSS from the other VCC and VSS lines at the board power supply source, and be sure to insert bypass capacitors CB close to the pins.

21.4 PLL Circuit

The PLL circuit has the function of multiplying the frequency of the clock from the oscillator by a factor of 1, 2, or 4. The multiplication factor is set with the STC bits in SCKCR. The phase of the rising edge of the internal clock is controlled so as to match that at the EXTAL pin. The clock frequency before and after multiplication must not exceed the maximum operating frequency range of this LSI.

When the multiplication factor of the PLL circuit is changed, the operation varies according to the setting of the STCS bit in SCKCR.

When STCS = 0 (initial value), the setting becomes valid after a transition to software standby mode, watch mode, or subactive mode. The transition time count is performed in accordance with the setting of bits STS2 to STS0 in SBYCR.

- [1] The initial PLL circuit multiplication factor is 1.
- [2] A value is set in bits STS2 to STS0 to give the specified transition time.
- [3] The target value is set in STC1 and STC0, and a transition is made to software standby mode, watch mode, or subactive mode.
- [4] The clock pulse generator stops and the value set in STC1 and STC0 becomes valid.
- [5] Software standby mode, watch mode, or subactive mode is cleared, and a transition time is secured in accordance with the setting in STS2 to STS0.
- [6] After the set transition time has elapsed, the LSI resumes operation using the target multiplication factor.

If a PC break is set for the SLEEP instruction that causes a transition to software standby mode in [1], software standby mode is entered and break exception handling is executed after the oscillation stabilization time. In this case, the instruction following the SLEEP instruction is executed after execution of the RTE instruction.

When STCS = 1, the LSI operates on the changed multiplication factor immediately after bits STC1 and STC0 are rewritten.

21.5 Medium-Speed Clock Divider

The medium-speed clock divider divides the system clock to generate $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, and $\phi/32$.

21.6 Bus Master Clock Selection Circuit

The bus master clock selection circuit selects the system clock (ϕ) or one of the medium-speed clocks (ϕ /2, ϕ /4, or ϕ /8, ϕ /16, and ϕ /32) to be supplied to the bus master, according to the settings of the SCK2 to SCK0 bits in SCKCR.

21.7 Subclock Oscillator

Connecting 32.768 kHz Quartz Oscillator: To supply a clock to the subclock divider, connect a 32.768kHz quartz oscillator, as shown in figure 21.6. See section 21.3.1, "Notes on Board Design" for notes on connecting quartz oscillators.




Figure 21.6 Example Connection of 32.768 kHz Quartz Oscillator

Figure 21.7 shows the equivalence circuit for a 32.768 kHz oscillator.




Figure 21.7 Equivalence Circuit for 32.768 kHz Oscillator

Handling pins when subclock not required: If no subclock is required, connect the OSC1 pin to Vss and leave OSC2 open, as shown in figure 21.8.




Figure 21.8 Pin Handling When Subclock Not Required

21.8 Subclock Waveform Generation Circuit

To eliminate noise from the subclock input to OSCI, the subclock is sampled using the dividing clock ϕ . The sampling frequency is set using the NESEL bit of LPWRCR. For details, see section 22.2.3, Low-Power Control Register (LPWRCR).

No sampling is performed in subactive mode, subsleep mode, or watch mode.

21.9 Note on Crystal Resonator

Since various characteristics related to the crystal resonator are closely linked to the user's board design, thorough evaluation is necessary on the user's part, using the resonator connection examples shown in this section as a guide. As the resonator circuit ratings will depend on the floating capacitance of the resonator and the mounting circuit, the ratings should be determined in consultation with the resonator manufacturer. The design must ensure that a voltage exceeding the maximum rating is not applied to the oscillator pin.

Section 22 Power-Down Modes

22.1 Overview

In addition to the normal program execution state, the H8S/2646 Group has nine power-down modes in which operation of the CPU and oscillator is halted and power dissipation is reduced. Low-power operation can be achieved by individually controlling the CPU, on-chip supporting modules, and so on.

The H8S/2646 Group operating modes are as follows:

- (1) High-speed mode
- (2) Medium-speed mode
- (3) Subactive mode
- (4) Sleep mode
- (5) Subsleep mode
- (6) Watch mode
- (7) Module stop mode
- (8) Software standby mode
- (9) Hardware standby mode
- (2) to (9) are low power dissipation states. Sleep mode and subsleep mode are CPU states, medium-speed mode is a CPU and bus master state, subactive mode is a CPU and bus master and internal peripheral function state, and module stop mode is an internal peripheral function (including bus masters other than the CPU) state. Some of these states can be combined.

After a reset, the LSI is in high-speed mode with modules other than the DTC in module stop mode.

Table 22.1 shows the internal state of the LSI in the respective modes. Table 22.2 shows the conditions for shifting between the low power dissipation modes.

Figure 22.1 is a mode transition diagram.


Table 22.1 LSI Internal States in Each Mode

Function		High- Speed	Medium- Speed	Sleep	Module Stop	Watch	Sub- active	Subsleep	Software Standby	Hardware Standby
System clo generator	ock pulse	Function- ing	Function- ing	Function- ing	Function- ing	Halted	Halted	Halted	Halted	Halted
Subclock p generator	oulse	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Halted
CPU	Instructions Registers	Function- ing	Medium- speed operation	Halted (retained)	High/ medium- speed operation	Halted (retained)	Subclock operation	Halted (retained)	Halted (retained)	Halted (undefined)
External	NMI	Function-	Function-	Function-	Function-	Function-	Function-	Function-	Function-	Halted
interrupts	IRQ0-IRQ5	ing	ing	ing	ing	ing	ing	ing	ing	
Peripheral functions	WDT1	Function- ing	Function- ing	Function- ing	Function- ing	Subclock operation	Subclock operation	Subclock operation	Halted (retained)	Halted (reset)
	WDT0	Function- ing	Function- ing	Function- ing	Function- ing	Halted (retained)	Subclock operation	Subcloc operation	Halted (retained)	Halted (reset)
	DTC	Function- ing	Medium- speed operation	Function- ing	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (reset)
	PBC	Function- ing	Medium- speed operation	Function- ing	Halted (retained)	Halted (retained)	Subclock operation	Halted (retained)	Halted (retained)	Halted (reset)
	TPU	Function-	Function-	Function-	Halted	Halted	Halted	Halted	Halted	Halted
	PPG	ing	ing	ing	(retained)	(retained)	(retained)	(retained)	(retained)	(reset)
	SCI0	Function-	Function-	Function-	Halted	Halted	Halted	Halted	Halted	Halted
	SCI1	ing	ing	ing	(reset)	(reset)	(reset)	(reset)	(reset)	(reset)
	PWM	-								
	HCAN	-								
	A/D	-								
	LCD	Function- ing	Function- ing	Function- ing	Halted (retained)	Function- ing*	Function- ing*	Function- ing*	Halted (retained)	Halted (reset)
	RAM	Function- ing	Function- ing	Function- ing (DTC)	Function- ing	Retained	Function- ing	Retained	Retained	Retained
	I/O	Function- ing	Function- ing	Function- ing	Function- ing	Retained	Function- ing	Retained	Retained	High impedance

Notes: "Halted (retained)" means that internal register values are retained. The internal state is "operation suspended."

"Halted (reset)" means that internal register values and internal states are initialized. In module stop mode, only modules for which a stop setting has been made are halted (reset or retained).

* When the LCD is operated in watch, subactive, or subsleep mode, select the subclock as the clock to be used.



- When a transition is made between modes by means of an interrupt, the transition cannot be made on interrupt source generation alone. Ensure that interrupt handling is performed after accepting the interrupt request.
- From any state except hardware standby mode, a transition to the reset state occurs when RES is driven Low.
- From any state, a transition to hardware standby mode occurs when STBY is driven low.
- Always select high-speed mode before making a transition to watch mode or subactive mode.

Figure 22.1 Mode Transition Diagram

Table 22.2 Low Power Dissipation Mode Transition Conditions

Pre-Transition			Control esition	Bit at	State After Transition Invoked by SLEEP	State After Transition Back from Low Power Mode Invoked by	
State	SSBY	PSS	LSON DTON			Interrupt	
High-speed/	0	*	0	*	Sleep	High-speed/Medium-speed	
Medium-speed	0	*	1	*	_	_	
	1	0	0	*	Software standby	High-speed/Medium-speed	
	1	0	1	*	_	_	
	1	1	0	0	Watch	High-speed	
	1	1	1	0	Watch	Subactive	
	1	1	0	1	_	_	
	1	1	1	1	Subactive	_	
Subactive	0	0	*	*	_	_	
	0	1	0	*	_	_	
	0	1	1	*	Subsleep	Subactive	
	1	0	*	*	_	_	
	1	1	0	0	Watch	High-speed	
	1	1	1	0	Watch	Subactive	
	1	1	0	1	High-speed	_	
	1	1	1	1	_	_	

*: Don't care

-: Do not set

22.1.1 Register Configuration

Power-down modes are controlled by the SBYCR, SCKCR, LPWRCR, TCSR (WDT1), and MSTPCR registers. Table 22.3 summarizes these registers.

Table 22.3 Power-Down Mode Registers

Name	Abbreviation	R/W	Initial Value	Address*1
Standby control register	SBYCR	R/W	H'58	H'FDE4
System clock control register	SCKCR	R/W	H'00	H'FDE6
Low-power control register	LPWRCR	R/W	H'00	H'FDEC
Timer control/status register (WDT1)	TCSR1	R/W	H'00	H'FFA2
Module stop control register A to D	MSTPCRA	R/W	H'3F	H'FDE8
	MSTPCRB	R/W	H'FF	H'FDE9
	MSTPCRC	R/W	H'FF	H'FDEA
	MSTPCRD	R/W	B'11*****	H'FC60

Note: 1. Lower 16 bits of the address.

22.2 Register Descriptions

22.2.1 Standby Control Register (SBYCR)

Bit	:	7	6	5	4	3	2	1	0	
		SSBY	STS2	STS1	STS0	OPE	_	_	_	
Initial valu	e :	0	1	0	1	1	0	0	0	_
R/W	:	R/W	R/W	R/W	R/W	R/W	_	_	_	

SBYCR is an 8-bit readable/writable register that performs power-down mode control.

SBYCR is initialized to H'58 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—Software Standby (SSBY): When making a low power dissipation mode transition by executing the SLEEP instruction, the operating mode is determined in combination with other control bits.

Note that the value of the SSBY bit does not change even when shifting between modes using interrupts.

Bit 7 SSBY	Description			
0	Shifts to sleep mode when the SLEEP instruction is executed in high-speed mode or medium-speed mode.			
	Shifts to subsleep mode when the SLEEP instruction is executed in subactive mode. (Initial value)			
1	Shifts to software standby mode, subactive mode, and watch mode when the SLEEP instruction is executed in high-speed mode or medium-speed mode.			
	Shifts to watch mode or high-speed mode when the SLEEP instruction is executed in subactive mode.			

Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0): These bits select the MCU wait time for clock stabilization when shifting to high-speed mode or medium-speed mode by using a specific interrupt or command to cancel software standby mode, watch mode, or subactive mode. With a quartz oscillator (table 22.5), select a wait time of 8 ms (oscillation stabilization time) or more, depending on the operating frequency. With an external clock, there are no specific wait requirements.

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Standby time = 8192 states	_
		1	Standby time = 16384 states	
	1	0	Standby time = 32768 states	
		1	Standby time = 65536 states	
1	0	0	Standby time = 131072 states	
		1	Standby time = 262144 states	(Initial value)
	1	0	Reserved	
		1	Standby time = 16 states	

Bit 3—Output Port Enable (OPE): This bit specifies whether the output of the address bus and bus control signals (AS, RD, HWR, LWR) is retained or set to high-impedance state in the software standby mode, watch mode, and when making a direct transition.

Bit 3 OPE	Description			
0	In software standby mode, watch mode, and when making a direct transition, address bus and bus control signals are high-impedance.			
1	In software standby mode, watch mode, and when making a direct transult output state of the address bus and bus control signals is retained.	nsition, the (Initial value)		

Bits 2 to 0—Reserved: These bits always return 0 when read, and cannot be written to.

22.2.2 System Clock Control Register (SCKCR)

Bit	:	7	6	5	4	3	2	1	0	
		PSTOP	_	_	_	STCS	SCK2	SCK1	SCK0	
Initial valu	ie:	0	0	0	0	0	0	0	0	•
R/W	:	R/W	_	_	_	R/W	R/W	R/W	R/W	

SCKCR is an 8-bit readable/writable register that performs ϕ clock output control and medium-speed mode control.

SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7— ϕ Clock Output Disable (PSTOP): In combination with the DDR of the applicable port, this bit controls ϕ output. See section 22.12, ϕ Clock Output Disable Function, for details.

Description

	Description								
Bit 7 PSTOP	High Speed Mode, Medium Speed Mode, Subactive Mode	Sleep Mode, Subsleep Mode	Software Standby Mode, Watch Mode, and Direct Transition	Hardware Standby Mode					
0	φ output (initial value)	φ output	Fixed high	High impedance					
1	Fixed high	Fixed high	Fixed high	High impedance					

Bits 6 to 4—Reserved: These bits are always read as 0 and cannot be modified.

Bit 3—Frequency Multiplication Factor Switching Mode Select (STCS): Selects the operation when the PLL circuit frequency multiplication factor is changed.

Bit 3 STCS	Description
0	Specified multiplication factor is valid after transition to software standby mode, watch mode, or subactive mode (Initial value)
1	Specified multiplication factor is valid immediately after STC bits are rewritten

Bits 2 to 0—System clock select (SCK2 to SCK0): These bits select the bus master clock in high-speed mode, medium-speed mode, and subactive mode.

Set SCK2 to SCK0 all to 0 when shifting to operation in watch mode or subactive mode.

Bit 2 SCK2	Bit 1 SCK1	Bit 0 SCK0	Description	
0	0	0	Bus master in high-speed mode	(Initial value)
		1	Medium-speed clock is φ/2	
	1	0	Medium-speed clock is φ/4	
		1	Medium-speed clock is φ/8	
1	0	0	Medium-speed clock is φ/16	
		1	Medium-speed clock is φ/32	
	1	_	_	

22.2.3 Low-Power Control Register (LPWRCR)

Bit	:	7	6	5	4	3	2	1	0
		DTON	LSON	NESEL	SUBSTP	RFCUT	_	STC1	STC0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The LPWRCR is an 8-bit read/write register that controls the low power dissipation modes.

The LPWRCR is initialized to H'00 at a reset and when in hardware standby mode. It is not initialized in software standby mode. The following describes bits 7 to 2. For details of other bits, see section 21.2.2, Low-Power Control Register (LPWRCR).

Rit 6

Bit 7—Direct Transition ON Flag (DTON): When shifting to low power dissipation mode by executing the SLEEP instruction, this bit specifies whether or not to make a direct transition between high-speed mode or medium-speed mode and the subactive modes. The selected operating mode after executing the SLEEP instruction is determined by the combination of other control bits.

Bit 7 DTON Description • When the SLEEP instruction is executed in high-speed mode or medium-speed mode, operation shifts to sleep mode, software standby mode, or watch mode*. • When the SLEEP instruction is executed in subactive mode, operation shifts to subsleep mode or watch mode. (Initial value) • When the SLEEP instruction is executed in high-speed mode or medium-speed mode, operation shifts directly to subactive mode*, or shifts to sleep mode or software standby mode. • When the SLEEP instruction is executed in subactive mode, operation shifts directly to high-speed mode, or shifts to subsleep mode.

Note: * Always set high-speed mode when shifting to watch mode or subactive mode.

Bit 6—Low-Speed ON Flag (LSON): When shifting to low power dissipation mode by executing the SLEEP instruction, this bit specifies the operating mode, in combination with other control bits. This bit also controls whether to shift to high-speed mode or subactive mode when watch mode is cancelled.

LSON	Description
0	When the SLEEP instruction is executed in high-speed mode or medium-speed mode, operation shifts to sleep mode, software standby mode, or watch mode*.
	 When the SLEEP instruction is executed in subactive mode, operation shifts to watch mode or shifts directly to high-speed mode.
	Operation shifts to high-speed mode when watch mode is cancelled. (Initial value)
1	When the SLEEP instruction is executed in high-speed mode, operation shifts to watch mode or subactive mode.
	 When the SLEEP instruction is executed in subactive mode, operation shifts to subsleep mode or watch mode.
	Operation shifts to subactive mode when watch mode is cancelled.

Note: * Always set high-speed mode when shifting to watch mode or subactive mode.

Bit 5—Noise Elimination Sampling Frequency Select (NESEL): This bit selects the sampling frequency of the subclock (ϕ SUB) generated by the subclock oscillator is sampled by the clock (ϕ) generated by the system clock oscillator. Set this bit to 0 when ϕ = 5 MHz or more. This setting is disabled in subactive mode, subsleep mode, and watch mode.

Bit 5 NESEL Description

	2000 paren	
0	Sampling using 1/32 ×φ	(Initial value)
1	Sampling using 1/4 × φ	

Bit 4—Subclock enable (SUBSTP): This bit enables/disables subclock generation.

Bit 4 SUBSTP Description

0	Enables subclock generation	(Initial value)
1	Disables subclock generation	

Bit 3—Oscillation Circuit Feedback Resistance Control Bit (RFCUT): This bit turns the internal feedback resistance of the main clock oscillation circuit ON/OFF.

Bit 3 RFCUT Description

HECUI	Description	
0	When the main clock is oscillating, sets the feedback resistance ON. V clock is stopped, sets the feedback resistance OFF.	When the main (Initial value)
1	Sets the feedback resistance OFF.	

Bit 2—Reserved: Only write 0 to this bit.

22.2.4 Timer Control/Status Register (TCSR)

Bit	:	7	6	5	4	3	2	1	0
		OVF	WT/IT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Only write 0 to clear the flag.

TCSR is an 8-bit read/write register that selects the clock input to WDT1 TCNT and the mode.

Here, we describe bit 4. For details of the other bits in this register, see section 12.2.2, Timer Control/Status Register (TCSR).

The TCSR is initialized to H'00 at a reset and when in hardware standby mode. It is not initialized in software standby mode.

Bit 4—Prescaler select (PSS): This bit selects the clock source input to WDT1 TCNT.

It also controls operation when shifting low power dissipation modes. The operating mode selected after the SLEEP instruction is executed is determined in combination with other control bits.

For details, see the description for clock selection in section 12.2.2, Timer Control/Status Register (TCSR), and this section.

Bit 4 PSS	D	escription
0	•	TCNT counts the divided clock from the φ-based prescaler (PSM).
	•	When the SLEEP instruction is executed in high-speed mode or medium-speed mode, operation shifts to sleep mode or software standby mode. (Initial value)
1	•	TCNT counts the divided clock from the φ-subclock-based prescaler (PSS).
	•	When the SLEEP instruction is executed in high-speed mode or medium-speed mode, operation shifts to sleep mode, watch mode*, or subactive mode*.
	•	When the SLEEP instruction is executed in subactive mode, operation shifts to

Note: * Always set high-speed mode when shifting to watch mode or subactive mode.

subsleep mode, watch mode, or high-speed mode.

R/W

R/W

22.2.5 Module Stop Control Register (MSTPCR)

MSTPCRA

R/W

Bit : 7 6 5 4 3 2 1 0)
-----------------------	---

R/W

	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
Initial value :	0	0	1	1	1	1	1	1

R/W

R/W

R/W

MSTPCRB (H8S/2646, H8S/2646R, H8S/2645)

R/W

R/W

Bit	:	7	6	5	4	3	2	1	0
		MSTPB7	MSTPB6	_	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0

Initial val	ue:	1	1	1	1	1	1	1	1
R/W	:	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W

MSTPCRB (H8S/2648, H8S/2648R, H8S/2647)

Bit	: 7	6	5	4	3	2	1	0
	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0
Initial value	: 1	1	1	1	1	1	1	1

R/W : R/W R/W R/W R/W R/W R/W

MSTPCRC

Bit	:	7	6	5	4	3	2	1	0
		1CTDC7		MOTDOE	MCTDCA	MCTDC2	MCTDCO	MOTDO	MOTE

 $\mathsf{R/W} \quad : \quad \mathsf{R/W} \quad \quad - \qquad \quad \mathsf{R/W} \qquad \qquad \mathsf$

MSTPCRD

Bit : 7 6 5 4 3 2 1 0

MSTPD7 | MSTPD6 | - - - - - - -

Initial value: 1 Undefined Undefined Undefined Undefined Undefined

R/W : R/W R/W - - - - -

MSTPCR, comprising four 8-bit readable/writable registers, performs module stop mode control.

MSTPCRA to MSTPCRC are initialized to H'3FFFFF by a reset and in hardware standby mode. MSTPCRD is initialized to B'11***** by a reset and in hardware standby mode. They are not initialized in software standby mode.

MSTPCRA Bits 7 to 0, MSTPCRB Bits 7 to 0, MSTPCRC Bits 7 and 5 to 0, MSTPCRD Bits 7 and 6—Module Stop (MSTPA7 to MSTPA0, MSTPB7, MSTPB6, and MSTPB4 to MSTPB0, MSTPC7, and MSTPC5 to MSTPC0, MSTPD7, and MSTPD6): These bits specify module stop mode. See table 22.4 for the method of selecting the on-chip peripheral functions.

MSTPA7 to MSTPA0, MSTPB7, MSTPB6, and MSTPB4 to MSTPB0 MSTPC7, and MSTPC5 to MSTPC0,

MSTPD7 and MSTPD6

Description	(H8S/2646,	H8S/2646R	, H8S/2645)	ļ

0	Module stop mode is cleared (initial value of MSTPA7 and MSTPA6)
1	Module stop mode is set (initial value of MSTPA5 to 0, MSTPB7 to 0, MSTPC7 to 0, and MSTPD7 and 6)

MSTPA7 to MSTPA0, MSTPB7 to MSTPB0 MSTPC7, and MSTPC5 to MSTPC0, MSTPD7 and MSTPD6

Description (H8S/2648, H8S/2648R, H8S/2647)

0	Module stop mode is cleared (initial value of MSTPA7 and MSTPA6)
1	Module stop mode is set (initial value of MSTPA5 to 0, MSTPB7 to 0,
	MSTPC7 to 0, and MSTPD7 and 6)

22.3 Medium-Speed Mode

In high-speed mode, when the SCK2 to SCK0 bits in SCKCR are set to 1, the operating mode changes to medium-speed mode as soon as the current bus cycle ends. In medium-speed mode, the CPU operates on the operating clock (ϕ /2, ϕ /4, ϕ /8, ϕ /16, or ϕ /32) specified by the SCK2 to SCK0 bits. The bus masters other than the CPU (DTC) also operate in medium-speed mode. On-chip supporting modules other than the bus masters always operate on the high-speed clock (ϕ).

In medium-speed mode, a bus access is executed in the specified number of states with respect to the bus master operating clock. For example, if $\phi/4$ is selected as the operating clock, on-chip memory is accessed in 4 states, and internal I/O registers in 8 states.

Medium-speed mode is cleared by clearing all of bits SCK2 to SCK0 to 0. A transition is made to high-speed mode and medium-speed mode is cleared at the end of the current bus cycle.

If a SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0, and LSON bit in LPWRCR is cleared to 0, a transition is made to sleep mode. When sleep mode is cleared by an interrupt, medium-speed mode is restored.

When the SLEEP instruction is executed with the SSBY bit = 1, LPWRCR LSON bit = 0, and TCSR (WDT1) PSS bit = 0, operation shifts to the software standby mode. When software standby mode is cleared by an external interrupt, medium-speed mode is restored.

When the \overline{RES} pin is set low and medium-speed mode is cancelled, operation shifts to the reset state. The same applies in the case of a reset caused by overflow of the watchdog timer.

When the STBY pin is driven low, a transition is made to hardware standby mode.

Figure 22.2 shows the timing for transition to and clearance of medium-speed mode.




Figure 22.2 Medium-Speed Mode Transition and Clearance Timing

22.4 Sleep Mode

22.4.1 Sleep Mode

When the SLEEP instruction is executed when the SBYCR SSBY bit = 0 and the LPWRCR LSON bit = 0, the CPU enters the sleep mode. In sleep mode, CPU operation stops but the contents of the CPU's internal registers are retained. Other supporting modules do not stop.

22.4.2 Exiting Sleep Mode

Sleep mode is exited by any interrupt, or signals at the RES, or STBY pins.

Exiting Sleep Mode by Interrupts: When an interrupt occurs, sleep mode is exited and interrupt exception processing starts. Sleep mode is not exited if the interrupt is disabled, or interrupts other than NMI are masked by the CPU.

Exiting Sleep Mode by \overline{RES} pin: Setting the \overline{RES} pin level Low selects the reset state. After the stipulated reset input duration, driving the \overline{RES} pin High starts the CPU performing reset exception processing.

Exiting Sleep Mode by STBY Pin: When the STBY pin level is driven Low, a transition is made to hardware standby mode.

22.5 Module Stop Mode

22.5.1 Module Stop Mode

Module stop mode can be set for individual on-chip supporting modules.

When the corresponding MSTP bit in MSTPCR is set to 1, module operation stops at the end of the bus cycle and a transition is made to module stop mode. The CPU continues operating independently.

Table 22.4 shows MSTP bits and the corresponding on-chip supporting modules.

When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and the module starts operating at the end of the bus cycle. In module stop mode, the internal states of modules other than the SCI, Motor control PWM, A/D converter and HCAN are retained.

After reset clearance, all modules other than DTC are in module stop mode.

When an on-chip supporting module is in module stop mode, read/write access to its registers is disabled.

Table 22.4 MSTP Bits and Corresponding On-Chip Supporting Modules

Register	Bit	Module					
MSTPCRA	MSTPA6	Data transfer controller (DTC)					
	MSTPA5	16-bit timer pulse unit (TPU)					
	MSTPA3	Programmable pulse generator (PPG)					
	MSTPA1	A/D converter					
MSTPCRB	MSTPB7	Serial communication interface 0 (SCI0)					
	MSTPB6	Serial communication interface 1 (SCI1)					
	MSTPB5	Serial communication interface 2 (SCI2) (H8S/2648, H8S/2648R, H8S/2647)					
MSTPCRC	MSTPC4	PC break controller (PBC)					
	MSTPC3	Controller area network (HCAN)					
MSTPCRD	MSTPD7	Motor control PWM (PWM)					
	MSTPD6	LCD controller/driver					

Note: Unlisted bits of the registers are reserved.

The write value must always be 1.

22.5.2 Usage Notes

DTC Module Stop: Depending on the operating status of the DTC, the MSTPA7 and MSTPA6 bits may not be set to 1. Setting of the DTC module stop mode should be carried out only when the respective module is not activated.

For details, refer to section 8, Data Transfer Controller (DTC).

On-Chip Supporting Module Interrupt: Relevant interrupt operations cannot be performed in module stop mode. Consequently, if module stop mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be disabled before entering module stop mode.

Writing to MSTPCR: MSTPCR should only be written to by the CPU.

Restrictions on Use in Medium-speed Mode: In medium-speed mode, registers of the HCAN, LCD controller, and motor control PWM timer musts not be written to.

22.6 Software Standby Mode

22.6.1 Software Standby Mode

A transition is made to software standby mode when the SLEEP instruction is executed when the SBYCR SSBY bit = 1 and the LPWRCR LSON bit = 0, and the TCSR (WDT1) PSS bit = 0. In this mode, the CPU, on-chip supporting modules, and oscillator all stop. However, the contents of the CPU's internal registers, RAM data, and the states of on-chip supporting modules other than the SCI, A/D converter, Motor control PWM, HCAN, and I/O ports, are retained. Whether the address bus and bus control signals are placed in the high-impedance state.

In this mode the oscillator stops, and therefore power dissipation is significantly reduced.

22.6.2 Clearing Software Standby Mode

Software standby mode is cleared by an external interrupt (NMI pin, or pins $\overline{IRQ0}$ to $\overline{IRQ5}$), or by means of the \overline{RES} pin or \overline{STBY} pin.

Clearing with an interrupt

When an NMI or IRQ0 to IRQ5 interrupt request signal is input, clock oscillation starts, and after the elapse of the time set in bits STS2 to STS0 in SYSCR, stable clocks are supplied to the entire H8S/2646 Group chip, software standby mode is cleared, and interrupt exception handling is started.

When clearing software standby mode with an IRQ0 to IRQ5 interrupt, set the corresponding enable bit to 1 and ensure that no interrupt with a higher priority than interrupts IRQ0 to IRQ5 is generated. Software standby mode cannot be cleared if the interrupt has been masked on the CPU side or has been designated as a DTC activation source.

• Clearing with the \overline{RES} pin

When the \overline{RES} pin is driven low, clock oscillation is started. At the same time as clock oscillation starts, clocks are supplied to the entire H8S/2646 Group chip. Note that the \overline{RES} pin must be held low until clock oscillation stabilizes. When the \overline{RES} pin goes high, the CPU begins reset exception handling.

• Clearing with the STBY pin

When the \overline{STBY} pin is driven low, a transition is made to hardware standby mode.

22.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode

Bits STS2 to STS0 in SBYCR should be set as described below.

Using a Crystal Oscillator: Set bits STS2 to STS0 so that the standby time is at least 8 ms (the oscillation stabilization time).

Table 22.5 shows the standby times for different operating frequencies and settings of bits STS2 to STS0.

Table 22.5 Oscillation Stabilization Time Settings

STS2	STS1	STS0	Standby Time	20 MHz	16 MHz	12 MHz	10 MHz	8 MHz	6 MHz	4 MHz	Unit
0	0	0	8192 states	0.41	0.51	0.65	0.8	1.0	1.3	2.0	ms
		1	16384 states	0.82	1.0	1.3	1.6	2.0	2.7	4.1	_
	1	0	32768 states	1.6	2.0	2.7	3.3	4.1	5.5	8.2	
		1	65536 states	3.3	4.1	5.5	6.6	8.2	10.9	16.4	_
1	0	0	131072 states	6.6	8.2	10.9	13.1	16.4	21.8	32.8	_
		1	262144 states	13.1	16.4	21.8	26.2	32.8	43.6	65.6	_
	1	0	Reserved	_	_	_	_	_	_	_	μs
		1	16 states*	8.0	1.0	1.3	1.6	2.0	1.7	4.0	

: Recommended time setting

Note: * Do not use this setting.

Using an External Clock: The PLL circuit requires a time for stabilization. Insert a wait of 2 ms min.

22.6.4 Software Standby Mode Application Example

Figure 22.3 shows an example in which a transition is made to software standby mode at the falling edge on the NMI pin, and software standby mode is cleared at the rising edge on the NMI pin.

In this example, an NMI interrupt is accepted with the NMIEG bit in SYSCR cleared to 0 (falling edge specification), then the NMIEG bit is set to 1 (rising edge specification), the SSBY bit is set to 1, and a SLEEP instruction is executed, causing a transition to software standby mode.

Software standby mode is then cleared at the rising edge on the NMI pin.




Figure 22.3 Software Standby Mode Application Example

22.6.5 Usage Notes

I/O Port Status: In software standby mode, I/O port states are retained. If the OPE bit is set to 1, the address bus and bus control signal output is also retained. Therefore, there is no reduction in current dissipation for the output current when a high-level signal is output.

Current Dissipation during Oscillation Stabilization Wait Period: Current dissipation increases during the oscillation stabilization wait period.

Write Data Buffer Function: The write data buffer function and software standby mode cannot be used at the same time. When the write data buffer function is used, the WDBE bit in BCRL should be cleared to 0 to cancel the write data buffer function before entering software standby mode. Also check that external writes have finished, by reading external addresses, etc., before executing a SLEEP instruction to enter software standby mode. See section 7.7, Write Data Buffer Function, for details of the write data buffer function.

22.7 Hardware Standby Mode

22.7.1 Hardware Standby Mode

When the STBY pin is driven low, a transition is made to hardware standby mode from any mode.

In hardware standby mode, all functions enter the reset state and stop operation, resulting in a significant reduction in power dissipation. As long as the prescribed voltage is supplied, on-chip RAM data is retained. I/O ports are set to the high-impedance state.

In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 before driving the \overline{STBY} pin low.

Do not change the state of the mode pins (MD2 to MD0) while the H8S/2646 Group is in hardware standby mode.

Hardware standby mode is cleared by means of the \overline{STBY} pin and the \overline{RES} pin. When the \overline{STBY} pin is driven high while the \overline{RES} pin is low, the reset state is set and clock oscillation is started. Ensure that the \overline{RES} pin is held low until the clock oscillator stabilizes (at least 8 ms—the oscillation stabilization time—when using a crystal oscillator). When the \overline{RES} pin is subsequently driven high, a transition is made to the program execution state via the reset exception handling state.

22.7.2 Hardware Standby Mode Timing

Figure 22.4 shows an example of hardware standby mode timing.

When the \overline{STBY} pin is driven low after the \overline{RES} pin has been driven low, a transition is made to hardware standby mode. Hardware standby mode is cleared by driving the \overline{STBY} pin high, waiting for the oscillation stabilization time, then changing the \overline{RES} pin from low to high.




Figure 22.4 Hardware Standby Mode Timing

22.8 Watch Mode

22.8.1 Watch Mode

CPU operation makes a transition to watch mode when the SLEEP instruction is executed in high-speed mode or subactive mode with SBYCR SSBY=1, LPWRCR DTON = 0, and TCSR (WDT1) PSS = 1.

In watch mode, the CPU is stopped and supporting modules other than WDT1 are also stopped. The contents of the CPU is internal registers, the data in internal RAM, and the statuses of the internal supporting modules (excluding the SCI, ADC, HCAN, and Motor control PWM) and I/O ports are retained.

22.8.2 Exiting Watch Mode

Watch mode is exited by any interrupt (WOVI interrupt, NMI pin, or $\overline{IRQ0}$ to $\overline{IRQ5}$), or signals at the \overline{RES} , or \overline{STBY} pins.

Exiting Watch Mode by Interrupts: When an interrupt occurs, watch mode is exited and a transition is made to high-speed mode or medium-speed mode when the LPWRCR LSON bit = 0 or to subactive mode when the LSON bit = 1. When a transition is made to high-speed mode, a stable clock is supplied to all LSI circuits and interrupt exception processing starts after the time set in SBYCR STS2 to STS0 has elapsed. In the case of IRQ0 to IRQ5 interrupts, no transition is made from watch mode if the corresponding enable bit has been cleared to 0, and, in the case of interrupts from the internal supporting modules, the interrupt enable register has been set to disable the reception of that interrupt, or is masked by the CPU.

See section 22.6.3, Setting Oscillation Stabilization Time after Clearing Software Standby Mode, for how to set the oscillation stabilization time when making a transition from watch mode to high-speed mode.

Exiting Watch Mode by \overline{RES} pins: For exiting watch mode by the \overline{RES} pins, see, Clearing with the \overline{RES} pins in section 22.6.2, Clearing Software Standby Mode.

Exiting Watch Mode by STBY pin: When the STBY pin level is driven Low, a transition is made to hardware standby mode.

22.8.3 Notes

I/O Port Status: The status of the I/O ports is retained in watch mode. Also, when the OPE bit is set to 1, the address bus and bus control signals continue to be output. Therefore, when a High level is output, the current consumption is not diminished by the amount of current to support the High level output.

Current Consumption when Waiting for Oscillation Stabilization: The current consumption increases during stabilization of oscillation.

22.9 Subsleep Mode

22.9.1 Subsleep Mode

When the SLEEP instruction is executed with the SBYCR SSBY bit = 0, LPWRCR LSON bit = 1, and TCSR (WDT1) PSS bit = 1, CPU operation shifts to subsleep mode.

In subsleep mode, the CPU is stopped. Supporting modules other than WDT0, and WDT1 are also stopped. The contents of the CPU's internal registers, the data in internal RAM, and the statuses of the internal supporting modules (excluding the SCI, ADC, HCAN, and Motor control PWM) and I/O ports are retained.

22.9.2 Exiting Subsleep Mode

Subsleep mode is exited by an interrupt (interrupts from internal supporting modules, NMI pin, or $\overline{IRQ0}$ to $\overline{IRQ5}$), or signals at the \overline{RES} or \overline{STBY} pins.

Exiting Subsleep Mode by Interrupts: When an interrupt occurs, subsleep mode is exited and interrupt exception processing starts.

In the case of IRQ0 to IRQ5 interrupts, subsleep mode is not cancelled if the corresponding enable bit has been cleared to 0, and, in the case of interrupts from the internal supporting modules, the interrupt enable register has been set to disable the reception of that interrupt, or is masked by the CPU.

Exiting Subsleep Mode by \overline{RES}: For exiting subsleep mode by the \overline{RES} pins, see, Clearing with the \overline{RES} pins in section 22.6.2, Clearing Software Standby Mode.

Exiting Subsleep Mode by STBY Pin: When the STBY pin level is driven Low, a transition is made to hardware standby mode.

22.10 Subactive Mode

22.10.1 Subactive Mode

When the SLEEP instruction is executed in high-speed mode with the SBYCR SSBY bit = 1, LPWRCR DTON bit = 1, LSON bit = 1, and TCSR (WDT1) PSS bit = 1, CPU operation shifts to subactive mode. When an interrupt occurs in watch mode, and if the LSON bit of LPWRCR is 1, a transition is made to subactive mode. And if an interrupt occurs in subsleep mode, a transition is made to subactive mode.

In subactive mode, the CPU operates at low speed on the subclock, and the program is executed step by step. Supporting modules other than WDT0, and WDT1 are also stopped.

When operating the CPU in subactive mode, the SCKCR SCK2 to SCK0 bits must be set to 0.

22.10.2 Exiting Subactive Mode

Subactive mode is exited by the SLEEP instruction or the \overline{RES} or \overline{STBY} pins.

Exiting Subactive Mode by SLEEP Instruction: When the SLEEP instruction is executed with the SBYCR SSBY bit = 1, LPWRCR DTON bit = 0, and TCSR (WDT1) PSS bit = 1, the CPU exits subactive mode and a transition is made to watch mode. When the SLEEP instruction is executed with the SBYCR SSBY bit = 0, LPWRCR LSON bit = 1, and TCSR (WDT1) PSS bit = 1, a transition is made to subsleep mode. Finally, when the SLEEP instruction is executed with the SBYCR SSBY bit = 1, LPWRCR DTON bit = 1, LSON bit = 0, and TCSR (WDT1) PSS bit = 1, a direct transition is made to high-speed mode (SCK0 to SCK2 all 0).

See section 22.11, Direct Transitions, for details of direct transitions.

Exiting Subactive Mode by \overline{RES} Pins: For exiting subactive mode by the \overline{RES} pins, see, Claering with the \overline{RES} pins in section 22.6.2, Clearing Software Standby Mode.

Exiting Subactive Mode by STBY Pin: When the STBY pin level is driven Low, a transition is made to hardware standby mode.

22.11 Direct Transitions

22.11.1 Overview of Direct Transitions

There are three modes, high-speed, medium-speed, and subactive, in which the CPU executes programs. When a direct transition is made, there is no interruption of program execution when shifting between high-speed and subactive modes. Direct transitions are enabled by setting the LPWRCR DTON bit to 1, then executing the SLEEP instruction. After a transition, direct transition interrupt exception processing starts.

Direct Transitions from High-Speed Mode to Subactive Mode: Execute the SLEEP instruction in high-speed mode when the SBYCR SSBY bit = 1, LPWRCR LSON bit = 1, and DTON bit = 1, and TSCR (WDT1) PSS bit = 1 to make a transition to subactive mode.

Direct Transitions from Subactive Mode to High-Speed Mode: Execute the SLEEP instruction in subactive mode when the SBYCR SSBY bit = 1, LPWRCR LSON bit = 0, and DTON bit = 1, and TSCR (WDT1) PSS bit = 1 to make a direct transition to high-speed mode after the time set in SBYCR STS2 to STS0 has elapsed.

22.12 • Clock Output Disabling Function

Output of the ϕ clock can be controlled by means of the PSTOP bit in SCKCR, and DDR for the corresponding port. When the PSTOP bit is set to 1, the ϕ clock stops at the end of the bus cycle, and ϕ output goes high. ϕ clock output is enabled when the PSTOP bit is cleared to 0. When DDR for the corresponding port is cleared to 0, ϕ clock output is disabled and input port mode is set. Table 22.6 shows the state of the ϕ pin in each processing state.

Table 22.6 ♦ Pin State in Each Processing State

DDR	0	1	1
PSTOP	_	0	1
Hardware standby mode	High impedance	High impedance	High impedance
Software standby mode, watch mode, and direct transition	High impedance	Fixed high	Fixed high
Sleep mode and subsleep mode	High impedance	φ output	Fixed high
High-speed mode, medium-speed mode	High impedance	φ output	Fixed high
Subactive mode	High impedance	φ _{SUB} output	Fixed high

22.13 Usage Notes

- 1. When making a transition to subactive mode or watch mode, set the DTC to enter module stop mode (write 1 to the relevant bits in MSTPCR), and then read the relevant bits to confirm that they are set to 1 before mode transition. Do not clear module stop mode (write 0 to the relevant bits in MSTPCR) until a transition from subactive mode to high-speed mode or medium-speed mode has been performed.
 - If a DTC activation source occurs in subactive mode, the DTC will be activated only after module stop mode has been cleared and high-speed mode or medium-speed mode has been entered.
- 2. The on-chip peripheral modules (DTC and TPU) which halt operation in subactive mode cannot clear an interrupt in subactive mode. Therefore, if a transition is made to subactive mode while an interrupt is requested, the CPU interrupt source cannot be cleared. Disable the interrupts of each on-chip peripheral module before executing a SLEEP instruction to enter subactive mode or watch mode.

Section 23 Electrical Characteristics

23.1 Absolute Maximum Ratings

Table 23.1 lists the absolute maximum ratings.

Table 23.1 Absolute Maximum Ratings

Item	Value	Unit	
Power supply voltage	V _{cc} PMWV _{cc}	-0.3 to +7.0	V
Input voltage (OSC1, OSC2)	LPV _{cc}	-0.3 +3.5	V
Input voltage (XTAL, EXTAL)	V _{in}	-0.3 to V_{cc} +0.3	V
Input voltage (ports 4 and 9)	V _{in}	-0.3 to AV _{cc} +0.3	V
Input voltage (ports A to E, ports PF2, PF4 to PF6)	V_{in}	-0.3 to LPV $_{\rm cc}$ +0.3	V
Input voltage (ports H and J)	V _{in}	–0.3 to PWMV $_{\rm cc}$ +0.3	V
Input voltage (except ports 4, 9, A to E, ports PF2, PF4 to PF6, H and J)	V _{in}	-0.3 to V_{cc} +0.3	V
Reference voltage	V_{ref}	-0.3 to AV _{cc} +0.3	V
Analog power supply voltage	AV _{cc}	-0.3 to +7.0	V
Analog input voltage	$V_{_{AN}}$	-0.3 to AV _{cc} +0.3	V
Operating temperature	T_{opr}	Regular specifications: -20 to +75	°C
		Wide-range specifications: -40 to +85	°C
Storage temperature	T _{stg}	-55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum rating are exceeded.

23.2 Power Supply Voltage and Operating Frequency Range

Power supply voltage and operating frequency ranges (shaded areas) are shown in figure 23.1.




Figure 23.1 Power Supply Voltage and Operating Ranges

23.3 **DC** Characteristics

Table 23.2 lists the DC characteristics. Table 23.3 lists the permissible output currents.

Table 23.2 DC Characteristics

Jun 10, 2010

Conditions: $V_{CC} = PWMV_{CC} = 4.5 \text{ V}$ to 5.5 V, $LPV_{CC} = 4.5 \text{ V}$ to 5.5 V, $AV_{CC} = 4.5 \text{ V}$ to 5.5 V, $V_{ref} = 4.5 \text{ V}$ to AV_{cc} , $V_{ss} = PWMV_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)*1

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	IRQ0 to IRQ5	V _T -	1.0	_	_	V	
trigger input		V _T ⁺	_	_	$V_{cc} \times 0.7$	_	
voltage		$V_{\scriptscriptstyle T}^{\scriptscriptstyle +} - V_{\scriptscriptstyle T}^{\scriptscriptstyle -}$	0.4	_	_	_	
Input high voltage	RES, STBY, NMI, FWE, MD2 to MD0	V _{IH}	V _{cc} – 0.7	_	V _{cc} + 0.3	V	
	EXTAL	=	$V_{cc} \times 0.7$	_	V _{cc} + 0.3	_	
	Ports 1 to 3, 5, H, J, K, Ports PF0, PF3, PF7	-	2.2	_	V _{cc} + 0.3	_	
	HRxD	-	2.2	_	V _{cc} + 0.3	_	
	Ports A to E, Ports PF2, PF4 to PF6	-	2.2		LPV _{cc} + 0.3	_	
	Ports 4, 9	=	$\overline{\text{AV}_{\text{CC}} \times 0.7}$	_	AV _{cc} + 0.3	_	
Input low voltage	RES, STBY, NMI, FWE, MD2 to MD0	V _{IL}	-0.3	_	0.5	V	
	EXTAL	=	-0.3	_	0.8	_	
	Ports 1 to 3, 5, A to F, H, J, K	-	-0.3	_	0.8	_	
	HRxD	-	-0.3	_	$V_{cc} \times 0.2$	_	
	Ports 4, 9		-0.3	_	$AV_{cc} \times 0.2$		

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Output high voltage	Ports 1 to 3, 5, H, J, K, Ports PF0, PF3, PF7, HTxD	V _{oн}	V _{cc} – 0.5	_	_	V	Ι _{οΗ} = -200 μΑ
	Ports A to E, Ports PF2, PF4 to PF6		LPV _{cc} – 0.5	_	_		$I_{OH} = -200 \mu A$
	Ports 1 to 3, 5, H, J, K, Ports PF0, PF3, PF7, HTxD		3.5	_	_		I _{OH} = -1 mA
	Ports A to E, Ports PF2, PF4 to PF6	-	3.5	_	_		I _{OH} = -1 mA
	PWM1A to 1H, PWM2A to 2H	•	PWMV _{cc} - 0.5	_	_		I _{OH} = -15 mA
Output low voltage	All output pins except PWM1A to PWM1H and PWM2A to PWM2H	V _{oL}	_	_	0.4	V	I _{oL} = 1.6 mA
	PWM1A to 1H, PWM2A to 2H	•	_	_	0.5	V	I _{oL} = 15 mA
Input leakage	RES	I _{in}	_	_	1.0	μА	V _{in} =
current	STBY, NMI, MD2 to MD0	•	_	_	1.0		$0.5 \text{ to V}_{cc} - 0.5$
	HRxD, FWE	.	_	_	1.0		
	Ports 4, 9	•	_	_	1.0		$V_{in} = 0.5 \text{ to}$ $AV_{cc} - 0.5$
Three-state leakage current (off state)	Ports 1 to 3, 5, H, J, K, Ports PF0, PF3, PF7, HTxD	I	_	_	1.0	μА	$V_{in} = 0.5 \text{ to } V_{cc} - 0.5$
	Ports A to E, PF2, PF4 to PF6		_	_	1.0	_	$\overline{V_{in}} = 0.5 \text{ to LPV}_{cc} - 0.5$

Jun 10, 2010

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
MOS input pull-up current	Ports A to E	-I _P	50	_	300	μΑ	V _{in} = 0 V
Input	RES	C _{in}	_	_	30	pF	$V_{in} = 0 V$,
capacitance	NMI	-	_	_	30		f = 1 MHz, $T_a = 25$ °C
	All input pins except RES and NMI	-	_	_	15		1 _a – 25 O
Current dissipation*2	Normal operation	I _{CC} *4	_	60	80	mA	f = 20 MHz
	Sleep mode	=	_	50	65	mA	f = 20 MHz
	All modules stopped	-	_	40	_	mA	f = 20 MHz (reference values)
	Medium-speed mode (ψ/32)	-	_	40	_	mA	f = 20 MHz (reference values)
	Subactive mode	-	_	130	220	μΑ	Using 32.768 kHz crystal resonator
	Subsleep mode	-	_	95	160	μΑ	Using 32.768 kHz crystal resonator
	Watch mode	-	_	15	60	μΑ	Using 32.768 kHz crystal resonator
	Standby mode	-	_	2.0	10	μΑ	T _a ≤ 50°C
			_	_	80		50°C < T _a
LCD power supply port	During operation	LPI _{cc}	_	10	20	mA	
power supply current	Standby mode	-	_	0.1	10	μΑ	T _a ≤ 50°C
Current			_	_	80		50°C < T _a
Analog power supply	During A/D conversion	Al _{cc}	_	1.0	2.0	mA	AV _{CC} = 5.0 V
current	Idle	-	_	_	5.0	μΑ	
Reference current	During A/D conversion	Al _{cc}	_	2.5	4.0	mA	V _{ref} = 5.0 V
	Idle	-		_	5.0	μΑ	
RAM standby	voltage*3	$V_{\scriptscriptstyle{RAM}}$	2.0	_	_	V	

- Notes: 1. If the A/D converter is not used, do not leave the AV_{cc} , V_{ref} , and AV_{ss} pins open. Apply a voltage between 4.5 V and 5.5 V to the AV_{cc} and V_{ref} pins by connecting them to V_{cc} , for instance. Set $V_{ref} \le AV_{cc}$.
 - 2. Current dissipation values are for V_{IH} min = $V_{CC} 0.5$ V, V_{IL} max = 0.5 V with all output pins unloaded and the on-chip pull-up resistors in the off state.
 - 3. The values are for $V_{\text{RAM}} \le V_{\text{CC}} < 3.0 \text{ V}$, $V_{\text{H}} \text{ min} = V_{\text{CC}} 0.1 \text{ V}$, and $V_{\text{H}} \text{ max} = 0.1 \text{ V}$.
 - 4. I_{cc} depends on V_{cc} and f as follows:
 - I_{cc} max. = 1.0 (mA) + 0.72 (mA/(CMHz × V))× V_{cc} × f (at normal operation) I_{cc} max. = 1.0 (mA) + 0.58 (mA/(CMHz × V))× V_{cc} × f (at sleep)

Table 23.3 Permissible Output Currents

Conditions: $V_{cc} = PWMV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, LPV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, AV_{cc} = 4.5 \text{ V to } 5$

(regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit	Test condition
Permissible output low current (per pin)	All output pins except PWM1A to PWM1H, PWM2A to PWM2H	I _{OL}	_	_	10	mA	
	PWM1A to PWM1H,	I _{OL}	_	_	25	mA	T _a = 85°C
	PWM2A to PWM2H		_	_	30	mA	T _a = 25°C
			_	_	40	mA	T _a =-40°C
Permissible output low current (total)	Total of all output pins except PWM1A to PWM1H, PWM2A to PWM2H	Σ I _{oL}	_	_	80	mA	
	Total of PWM1A to	\sum I _{OL}	_	_	150	mΑ	T _a = 85°C
	PWM1H, PWM2A to PWM2H		_	_	180	mA	T _a = 25°C
			_	_	220	mA	T _a =-40°C
Permissible output high current (per pin	All output pins except PWM1A to PWM1H, PWM2A to PWM2H	–I _{OH}	_	_	2.0	mA	
	PWM1A to PWM1H, PWM2A to PWM2H	-I _{OH}	_	_	25	mA	T _a = 85°C
			_	_	30	mA	T _a = 25°C
			_	_	40	mA	T _a =-40°C
Permissible output high current (total)	Total of all output pins except PWM1A to PWM1H, PWM2A to PWM2H	-∑ I _{OH}	_	_	40	mA	
	Total of PWM1A to	-∑ I _{oL}	_	_	150	mA	T _a = 85°C
	PWM1H, PWM2A to PWM2H		_	_	180	mA	T _a = 25°C
			_	_	220	mA	T _a =-40°C

Note: To protect chip reliability, do not exceed the output current values in table 23.3.

23.4 AC Characteristics

Figure 23.2 show, the test conditions for the AC characteristics.




Figure 23.2 Output Load Circuit

Clock Timing 23.4.1

Table 23.4 lists the clock timing

Table 23.4 Clock Timing

Condition: $V_{cc} = PWMV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, LPV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, AV_{cc} = 4.5 \text{ V to } 5.5 \text{ V},$

 $V_{ref} = 4.5 \text{ V}$ to AV_{cc} , $V_{ss} = PWMV_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$

(regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

		Condition			
Item	Symbol	Min	Max	Unit	Test Conditions
Clock cycle time	t _{cyc}	50	250	ns	Figure 23.3
Clock high pulse width	t _{ch}	25 —		ns	
Clock low pulse width	t _{cl}	25 —		ns	
Clock rise time	t _{Cr}	_	10	ns	
Clock fall time	t _{cf}	_	10	ns	
Clock oscillator settling time at reset (crystal)	t _{osc1}	20	_	ms	Figure 23.4
Clock oscillator settling time in software standby (crystal)	t _{osc2}	8	_	ms	Figure 22.3
Sub clock oscillator settling time	t _{osc3}	_	2	s	Figure 23.4
Sub clock oscillator frequency	f _{SUB}	32.768		kHz	
Sub clock (φ _{SUB}) cycle time	f _{SUB}	30.5		μS	<u> </u>




Figure 23.3 System Clock Timing




Figure 23.4 Oscillator Settling Timing

23.4.2 Control Signal Timing

Table 23.5 lists the control signal timing.

Table 23.5 Control Signal Timing

Condition: $V_{cc} = PWMV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, AV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, V_{ref} = 4.5 \text{ V to } AV_{cc},$

 $V_{ss} = PWMV_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}, T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C (regular)}$

specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

		Co	ndition		
Item	Symbol	Min	Max	Unit	Test Conditions
RES setup time	t _{RESS}	200	_	ns	Figure 23.5
RES pulse width	t _{RESW}	20	_	t _{cyc}	<u> </u>
NMI setup time	t _{NMIS}	150	_	ns	Figure 23.6
NMI hold time	t _{nmih}	10	_		
NMI pulse width (exiting software standby mode)	t _{nmiw}	200	_	ns	
IRQ setup time	t _{IRQS}	150	_	ns	<u> </u>
IRQ hold time	t _{IRQH}	10	_	ns	_
IRQ pulse width (exiting software standby mode)	t _{IRQW}	200	_	ns	




Figure 23.5 Reset Input Timing




Figure 23.6 Interrupt Input Timing

23.4.3 Bus Timing

Table 23.6 lists the bus timing.

Table 23.6 Bus Timing

Condition: $V_{cc} = PWMV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, LPV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, AV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, AV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, V_{ref} = 4.5 \text{ V to } AV_{cc}, V_{ss} = PWMV_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}, T_{a} = -20^{\circ}\text{C to } +75^{\circ}\text{C}$

(regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Condition

Item	Symbol	Min	Max	Unit	Test Conditions
Address delay time	t _{AD}	_	45	ns	Figure 23.7 to
Address setup time	t _{AS}	$0.5 imes t_{ ext{cyc}} - 32$	_	ns	Figure 23.11
Address hold time	t _{AH}	$0.5 imes t_{ ext{cyc}} - 15$	_	ns	
AS delay time	t _{ASD}	_	45	ns	
RD delay time 1	t _{RSD1}	_	45	ns	<u> </u>
RD delay time 2	t _{RSD2}	_	45	ns	
Read data setup time	t _{RDS}	20	_	ns	<u> </u>
Read data hold time	t _{RDH}	10	_	ns	
Read data access time 1	t _{ACC1}	_	$1.0 \times t_{\text{cyc}} - 60$	ns	
Read data access time 2	t _{ACC2}	_	$1.5 \times t_{\text{cyc}} - 50$	ns	
Read data access time 3	t _{ACC3}	_	$2.0 \times t_{\text{cyc}} - 60$	ns	
Read data access time 4	t _{ACC4}	_	$2.5 \times t_{\text{cyc}} - 50$	ns	<u> </u>
Read data access time 5	t _{ACC5}	_	$3.0 \times t_{\text{cyc}} - 60$	ns	
WR delay time 1	t _{wrD1}	_	35	ns	
WR delay time 2	t _{wrd2}	_	45	ns	
WR pulse width 1	t _{wsw1}	$1.0 imes t_{ ext{cyc}} - 40$	_	ns	
WR pulse width 2	t _{wsw2}	$1.5 imes t_{ ext{cyc}} - 30$	_	ns	
Write data delay time	t _{wdd}	_	45	ns	
Write data setup time	t _{wds}	$0.5 imes t_{\text{cyc}} - 20$	_	ns	
Write data hold time	t _{wdh}	$0.5 imes t_{ ext{cyc}} - 10$	_	ns	
WAIT setup time	t _{wts}	30	_	ns	
WAIT hold time	t _{wth}	5	_	ns	




Figure 23.7 Basic Bus Timing (Two-State Access)




Figure 23.8 Basic Bus Timing (Three-State Access)




Figure 23.9 Basic Bus Timing (Three-State Access with One Wait State)

Jun 10, 2010




Figure 23.10 Burst ROM Access Timing (Two-State Access)




Figure 23.11 Burst ROM Access Timing (One-State Access)

23.4.4 Timing of On-Chip Supporting Modules

Table 23.7 lists the timing of on-chip supporting modules.

Table 23.7 Timing of On-Chip Supporting Modules

Condition: $V_{cc} = PWMV_{cc} = 4.5 \text{ V}$ to 5.5 V, $LPV_{cc} = 4.5 \text{ V}$ to 5.5 V, $AV_{cc} = 4.5 \text{ V}$ to 5.5 V,

 $V_{ref} = 4.5 \text{ V to AV}_{CC}, V_{SS} = PWMV_{SS} = PLLV_{SS} = AV_{SS} = 0 \text{ V}, T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C}$

(regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Condition						
$ \begin{array}{ c c c c c } \hline & & & & & & & & & & & & & \\ \hline & & & &$	Item			Symbol	Min	Max	Unit	Test Conditions
$ \begin{array}{ c c c c c c } \hline & & & & & & & & & & & & & & & \\ \hline & & & &$	I/O port	Output data	delay time	t _F	_	50	ns	Figure 23.12
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Input data setup time		t _{PRS}	30	_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Input data ho	ld time	t _{PRH}	30	_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	PPG	Pulse output	delay time	t _{POD}	_	50	ns	Figure 23.13
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TPU	Timer output	delay time	t _{TOCD}	_	50	ns	Figure 23.14
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				t _{TICD}	30	_		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				t _{TCKS}	30		ns	Figure 23.15
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			Single edge	t _{TCKWH}	1.5	_	t _{cyc}	<u> </u>
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		pulse width	Both edges	t _{TCKWL}	2.5	_		
	PWM	Pulse output delay time		t _{mpwmod}	_	50	ns	Figure 23.16
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SCI	•	Asynchronous	t _{Scyc}	4	_	t _{cyc}	Figure 23.17
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		cycle	Synchronous		6	_		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				t _{sckw}	0.4	0.6	t _{Scyc}	<u> </u>
Input clock fall time t_{SCKI} — 1.5 Transmit data delay time t_{TXD} — 50 ns Figure 23.18 Receive data setup time t_{RXS} 50 —				t _{scKr}	_	1.5		
Receive data setup time t _{RXS} 50 —		Input clock fa	III time	t _{sckf}	_	1.5		
i uvo		Transmit data	a delay time	t _{TXD}	_	50	ns	Figure 23.18
(synchronous)		Receive data setup time (synchronous)		t _{RXS}	50	_	_	
Receive data hold time t _{RXH} 50 — (synchronous)				t _{RXH}	50	_		
A/D Trigger input setup time t_{TRGS} 50 — ns Figure 23.19 converter				t _{TRGS}	50	_	ns	Figure 23.19
HCAN Transmit data delay time t _{HTXD} — 100 ns Figure 23.20	HCAN	Transmit data	a delay time	t _{HTXD}	_	100	ns	Figure 23.20
Transmit data setup time t _{HRXS} 100 —		Transmit data	a setup time		100	_		
Transmit data hold time t _{HRXH} 100 —		Transmit data	a hold time		100			




Figure 23.12 I/O Port Input/Output Timing




Figure 23.13 PPG Output Timing




Figure 23.14 TPU Input/Output Timing




Figure 23.15 TPU Clock Input Timing




Figure 23.16 Motor Control PWM Output Timing




Figure 23.17 SCK Clock Input Timing




Figure 23.18 SCI Input/Output Timing (Clock Synchronous Mode)




Figure 23.19 A/D Converter External Trigger Input Timing

Jun 10, 2010




Figure 23.20 HCAN Input/Output Timing

23.5 A/D Conversion Characteristics

Table 23.8 lists the A/D conversion characteristics.

Table 23.8 A/D Conversion Characteristics

Condition: $V_{cc} = PWMV_{cc} = 4.5 \text{ V}$ to 5.5 V, $LPV_{cc} = 4.5 \text{ V}$ to 5.5 V, $AV_{cc} = 4.5 \text{ V}$ to 5.5 V,

 $V_{ref} = 4.5 \text{ V to AV}_{cc}, V_{ss} = PWMV_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}, T_{a} = -20^{\circ}\text{C to } +75^{\circ}\text{C}$

(regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Condition

Item	Min	Тур	Max	Unit
Resolution	10	10	10	bits
Conversion time	10	_	200	μs
Analog input capacitance	_	_	20	pF
Permissible signal-source impedance	_	_	5	kΩ
Nonlinearity error	_	_	±3.5	LSB
Offset error	_	_	±3.5	LSB
Full-scale error	_	_	±3.5	LSB
Quantization	_	±0.5	_	LSB
Absolute accuracy	_	_	±4.0	LSB

23.6 LCD Characteristics

Table 23.9 LCD Characteristics

Condition: $V_{cc} = PWMV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, LPV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, AV_{cc} = 4.5 \text{ V to } 5.$

(regular specifications), Ta = -40 to +85°C (wide-range specifications)

				Conditi	on		Test
Item	Applicable Pins	Symbol	Min	Тур	Max	Unit	Conditions
Segment driver step-down voltage	SEG1 to SEG24 (H8S/2646, H8S/2646R, H8S/2645)	VDS	_	_	0.6	V	ID = 2 μA* ¹
	SEG1 to SEG40 (H8S/2648, H8S/2648R, H8S/2647)	_					
Common driver step-down voltage	COM1 to COM4	VDC	_	_	0.3	V	ID = 2 μA* ¹
LCD power supply division resistor		RLCD	40	300	1000	kΩ	Between V1 and V _{ss}
LCD voltage	V1	VLCD	4.5	_	LPV _{cc}	V	*2

Notes: 1. Voltage step-down between power supply pins V1, V2, V3, and V_{ss} and segment pins.

2. If the LCD voltage is provided by an external power supply, the following relationship must be maintained: LPV $_{cc} \ge V1 \ge V2 \ge V3 \ge V_{ss}$.

23.7 Flash Memory Characteristics

Table 23.10 shows the flash memory characteristics.

Table 23.10 Flash Memory Characteristics

Conditions: $V_{cc} = PWMV_{cc} = 4.5 \text{ V}$ to 5.5 V, $LPV_{cc} = 4.5 \text{ V}$ to 5.5 V, $AV_{cc} = 4.5 \text{ V}$ to 5.5 V,

 $V_{ref} = 4.5 \text{ V to AV}_{CC}$, $V_{ss}PWMV_{ss} = PLLV_{ss}$, $AV_{ss} = 0 \text{ V}$, $T_a = 0 \text{ to } +75^{\circ}\text{C}$ (Programming/erasing operating temperature range: regular specification)

Item Symbol Min Unit Typ Max Programming time*1*2 *4 t_{P} 10 200 ms/128 bytes Erase time*1 *3 *5 100 1200 ms/block t, Reprogramming count $\boldsymbol{N}_{\text{wec}}$ 100 Times Programming Wait time after SWE bit setting*1 1 1 us Wait time after PSU bit setting*1 50 50 tspsu μs Wait time after P bit setting*1*4 28 30 32 t_{sp30} us 198 200 202 t_{sp200} μs 8 10 12 us t_{sp10} Wait time after P bit clear*1 5 5 tco μs Wait time after PSU bit clear*1 5 5 t μs Wait time after PV bit setting*1 4 4 $t_{_{\text{spv}}}$ μs Wait time after H'FF dummy 2 2 tspvr μs write*1 Wait time after PV bit clear*1 2 2 t μs Wait time after SWE bit clear*1 100 100 μs Maximum programming count*1*4 Ν Times 1000 Wait time after SWE bit setting*1 Erase 1 1 μs Wait time after ESU bit setting*1 100 100 t_{sesu} μs Wait time after E bit setting*1*5 t. 10 10 100 ms Wait time after E bit clear*1 t_e 10 10 μs Wait time after ESU bit clear*1 10 10 μs Wait time after EV bit setting*1 20 20 t_{sev} μs Wait time after H'FF dummy 2 μs write*1 Wait time after EV bit clear*1 4 t μs Wait time after SWE bit clear*1 \mathbf{t}_{cswe} 100 100 μs Maximum erase count*1*5 Ν 12 120 Times

Notes: 1. Make each time setting in accordance with the program or erase algorithm.

- 2. Programming time per 128 bytes (Shows the total period for which the P-bit in the flash memory control register (FLMCR1) is set. It does not include the programming verification time.)
- 3. Block erase time (Shows the total period for which the E-bit in FLMCR1 is set. It does not include the erase verification time.)
- To specify the maximum programming time value (tp(max)) in the 128-byte programming algorithm, set the max. value (1000) for the maximum programming count (N).

The wait time after P bit setting should be changed as follows according to the value of the programming counter (n).

Programming counter (n) = 1 to 6: $t_{sp30} = 30 \mu s$ Programming counter (n) = 7 to 1000: $t_{sp200} = 200 \mu s$ [In additional programming]

Programming counter (n)= 1 to 6: $t_{sp10} = 10 \mu s$

5. For the maximum erase time (t_E(max)), the following relationship applies between the wait time after E bit setting (t_{se}) and the maximum erase count (N):

 $t_E(max)$ = Wait time after E bit setting (t_{se}) x maximum erase count (N)

To set the maximum erase time, the values of (t_{se}) and (N) should be set so as to satisfy the above formula.

Examples: When $t_{se} = 100$ [ms], N = 12 times When $t_{ce} = 10$ [ms], N = 120 times

Appendix A Instruction Set

A.1 Instruction List

Operand Notation

Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register)
MAC	Multiply-and-accumulate register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Add
_	Subtract
×	Multiply
÷	Divide
٨	Logical AND
V	Logical OR
\oplus	Logical exclusive OR
\rightarrow	Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right
7	Logical NOT (logical complement)
() < >	Contents of operand
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

Condition Code Notation

Symbol

‡	Changes according to the result of instruction	
*	Undetermined (no guaranteed value)	
0	Always cleared to 0	
1	Always set to 1	
_	Not affected by execution of the instruction	

Table A.1 Instruction Set

		Ī								ľ						\mid	
			lus	Addressing Mode/ Instruction Length (Bytes)	dre	Addressing Mode/ ruction Length (By	ng №	lode h (B	e/yte	(s							
		erand Size	;			,ERn) +nR3@\nR3		(Jatr	999		0	Con	ā	Condition Code	Cod		No. of States*1
	Mnemonic	odO	XX#	nЯ _@_	"⊌ ∃®		@ 9			_	Operation	エ	z	Z	>	ပ	Advanced
MOV	MOV.B #xx:8,Rd	В	a		\vdash						#xx:8→Bd8		\leftrightarrow	\leftrightarrow	0		-
	MOV.B Rs,Rd	В		N							Rs8→Rd8		\leftrightarrow	\leftrightarrow	0		-
	MOV.B @ERs,Rd	В			~						@ERs→Rd8		\leftrightarrow	\leftrightarrow	0		2
	MOV.B @ (d:16,ERs),Rd	В			7	4					@ (d:16,ERs)→Rd8		\leftrightarrow	\leftrightarrow	0		3
	MOV.B @ (d:32,ERs),Rd	В			- w	ω					@ (d:32,ERs)→Rd8		\leftrightarrow	\leftrightarrow	0	1	2
	MOV.B @ERs+,Rd	В				N					@ ERs→Rd8,ERs32+1→ERs32 —		\leftrightarrow	\leftrightarrow	0		က
	MOV.B @aa:8,Rd	В					2				<i>@</i> aa:8→Rd8		\leftrightarrow	\leftrightarrow	0		2
	MOV.B @aa:16,Rd	В					4				@aa:16→Rd8		\leftrightarrow	\leftrightarrow	0	-	က
	MOV.B @aa:32,Rd	В					9				@aa:32→Rd8		\leftrightarrow	\leftrightarrow	0	1	4
	MOV.B Rs,@ERd	В			0						Rs8→@ERd		\leftrightarrow	\leftrightarrow	0		2
	MOV.B Rs,@(d:16,ERd)	В			7	4					Rs8→@(d:16,ERd) —		\leftrightarrow	\leftrightarrow	0		3
	MOV.B Rs, @ (d:32, ERd)	В			- w	8					Rs8→@(d:32,ERd) —		\leftrightarrow	\leftrightarrow	0	-	2
	MOV.B Rs,@-ERd	В				Ø					ERd32-1→ERd32,Rs8→@ERd —	1	\leftrightarrow	\leftrightarrow	0		ဇ
	MOV.B Rs,@aa:8	В					7				Rs8→@aa:8		\leftrightarrow	\leftrightarrow	0		2
	MOV.B Rs,@aa:16	В					4				Rs8→@aa:16 —		\leftrightarrow	\leftrightarrow	0	Ι	3
	MOV.B Rs,@aa:32	В					9				Rs8→@aa:32 —		\leftrightarrow	\leftrightarrow	0	Ι	4
	MOV.W #xx:16,Rd	≥	4								#xx:16→Rd16		\leftrightarrow	\leftrightarrow	0		2
	MOV.W Rs,Rd	>		2							Rs16→Rd16 —	\perp	\leftrightarrow	\leftrightarrow	0		-
	MOV.W @ERs,Rd	>			7						@ERs→Rd16		\leftrightarrow	\leftrightarrow	0	ı	2
			1			-	-			1	-	1					

			lus	12 3	Instruction Length (Bytes)	F	ıgt.	3 6	ytes	٦							
		erand Size	;		nA (nA3,t	EBn/@EBn+		(Ja'r	999			ပိ	Condition Code	ij	ပို	- ge	No. of States*1
	Mnemonic		XX#	uŊ			e @		9 0	_	Operation	-	I	z	> 2	ပ	Advanced
MOV	MOV.W @(d:16,ERs),Rd	≥		\vdash	4	_					@(d:16,ERs)→Rd16		T	\leftrightarrow	\leftrightarrow	0	ဇ
	MOV.W @(d:32,ERs),Rd	≥			- ∞						@ (d:32,ERs)→Rd16		I	\leftrightarrow	\leftrightarrow	0	5
	MOV.W @ERs+,Rd	≥				N					@ERs→Rd16,ERs32+2→ERs32	1	Т	\leftrightarrow	o	1	က
	MOV.W @aa:16,Rd	>					4				@aa:16→Rd16	Ι	Т	\leftrightarrow	0		ဇ
	MOV.W @aa:32,Rd	Μ					9				@aa:32→Rd16	Τ	Т	\leftrightarrow	0 💠		4
	MOV.W Rs,@ERd	8		- 4	2					_	Rs16→@ERd	Ι	Ι	\leftrightarrow	0 💠		2
	MOV.W Rs,@(d:16,ERd)	>			4					_	Rs16→@(d:16,ERd)		Ι	\leftrightarrow	0 \$		3
	MOV.W Rs,@(d:32,ERd)	>			8						Rs16→@(d:32,ERd)	Ι	Т	\leftrightarrow	0 \$		5
	MOV.W Rs,@-ERd	>				2				_	ERd32-2→ERd32,Rs16→@ERd	Ι	Т	\leftrightarrow	0		ဇ
	MOV.W Rs,@aa:16	Μ					4			_	Rs16→@aa:16	Τ	Т	\leftrightarrow	0 💠		3
	MOV.W Rs,@aa:32	Λ					9			_	Rs16→@aa:32	Ι	Ι	\leftrightarrow	0 💠		4
	MOV.L #xx:32,ERd	Γ	9							.,-	#xx:32→ERd32		Ι	\leftrightarrow	0		3
	MOV.L ERS,ERd	_		N							ERs32→ERd32	Ι	Τ	\leftrightarrow	0		-
	MOV.L @ERS,ERd	_		_	4						@ERs→ERd32	Ι	Т	\leftrightarrow	0		4
	MOV.L @(d:16,ERs),ERd	Γ			9					-	@(d:16,ERs)→ERd32	Τ	Т	\leftrightarrow	0		5
	MOV.L @ (d:32,ERs),ERd	_			10					-	@ (d:32,ERs)→ERd32	Ι	Т	\leftrightarrow	0		7
	MOV.L @ERs+,ERd	٦				4					@ ERs→ERd32,ERs32+4→ @ERs32	Ι	Т	\leftrightarrow	0		5
	MOV.L @aa:16,ERd	_		\dashv			9			-	@aa:16→ERd32	Ι	П	\leftrightarrow	o	1	2
	MOV.L @aa:32,ERd	_					8				@aa:32→ERd32	Ι	Τ	\leftrightarrow	0		9

			Inst	Addressing Mode/ Instruction Length (Bytes)	Addressing Mode/ ruction Length (By	sinç Len	gth	de/ (By	tes)					
		erand Size		ug	(nA3,t	+u83@/u83		Jac)	99	Condition Code	jon (Cod		No. of States ^{*1}
	Mnemonic		XX#	@E Bu			6 6		 n m	Operation I H N	Z	>	ပ	Advanced
NOM	MOV.L ERs, @ ERd	_		4						ERs32→@ERd — — — — — — — — — — —	\leftrightarrow	0	I	4
	MOV.L ERs, @ (d:16, ERd)	_			9					ERs32→@(d:16,ERd) — — ↑	\leftrightarrow	0	Ι	5
	MOV.L ERs, @ (d:32, ERd)	_			10					ERs32→@(d:32,ERd) — — — — — — — — — —	\leftrightarrow	0	I	7
	MOV.L ERs, @-ERd	_				4				ERd32-4 \rightarrow ERd32,ERs32 \rightarrow @ERd $-$	\leftrightarrow	0	I	5
	MOV.L ERs, @aa:16	_					9			ERs32→@aa:16 —	\leftrightarrow	0	I	5
	MOV.L ERs, @ aa:32	_					ω			ERs32→@aa:32 — — — — — — — — — — —	\leftrightarrow	0	I	9
POP	POP.W Rn	≥							N	@SP→Rn16,SP+2→SP — —	\leftrightarrow	0		3
	POP.L ERn	_							4	@ SP→ERn32,SP+4→SP — —	\leftrightarrow	0	I	5
PUSH	PUSH.W Rn	>							N	SP-2→SP,Rn16→@SP	\leftrightarrow	0	Ι	3
	PUSH.L ERn	_							4	SP-4→SP,ERn32→@SP — —	\leftrightarrow	0	I	5
LDM	LDM @SP+,(ERm-ERn)	_							4	(@SP→ERn32,SP+4→SP) — — —				7/9/11 [1]
										Repeated for each register restored				
STM	STM (ERm-ERn),@-SP	_							4	(SP-4→SP,ERn32→@SP) — — —	<u> </u>			7/9/11 [1]
										Repeated for each register saved				
MOVFPE	MOVFPE @aa:16,Rd	Car	not	Cannot be used in this LSI	sed	ij	Jis L	징						[2]
MOVTPE	MOVTPE Rs,@aa:16	Car	not	Cannot be used in this LSI	sed	ij	Jis L	S						[2]

S
ns
<u>.</u>
·Ē
5
Ľ
Ξ
nst
.=
ပ
Ξ
ietic
Ĕ
무
rith
5
◂
7
_
N
$\overline{}$

			Inst	Addressing Mode/ Instruction Length (Bytes)	dres	Sin(Addressing Mode/ ruction Length (By	By By	tes)							
		erand Size	;	ug	(nA3,t	+uH3@/uH3		JPC)	999			Son	di E	on O	Condition Code	No. of States*1
	Mnemonic		XX#	@E uy			69		 n @	Operation	_	I	z	Z	ں >	Advanced
ADD	ADD.B #xx:8,Rd	В	2						\vdash	Rd8+#xx:8→Rd8		\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
	ADD.B Rs,Rd	В	- 4	2						Rd8+Rs8→Rd8	1	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
	ADD.W #xx:16,Rd	8	4							Rd16+#xx:16→Rd16	-	- [3]	\leftrightarrow	\leftrightarrow	\leftrightarrow	2
	ADD.W Rs,Rd	≥		N						Rd16+Rs16→Rd16		[3]	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
	ADD.L #xx:32,ERd	_	9						_	ERd32+#xx:32→ERd32		- [4]	\leftrightarrow	\leftrightarrow	\leftrightarrow	8
	ADD.L ERs,ERd	٦	- 4	2						ERd32+ERs32→ERd32	-	- [4]	\downarrow	\leftrightarrow	\leftrightarrow	1
ADDX	ADDX #xx:8,Rd	В	2							Rd8+#xx:8+C→Rd8		\leftrightarrow	\leftrightarrow	[2]	\leftrightarrow	1
	ADDX Rs,Rd	В	- "	2						Rd8+Rs8+C→Rd8		\leftrightarrow	\leftrightarrow	[2]	\leftrightarrow	1
ADDS	ADDS #1,ERd	٦	- 4	2						ERd32+1→ERd32					<u> </u> 	1
	ADDS #2,ERd	_	- 4	2						ERd32+2→ERd32			<u> </u>	Ī		1
	ADDS #4,ERd	_	- "	2						ERd32+4→ERd32		1				1
INC	INC.B Rd	В	- 4	2						Rd8+1→Rd8	1		\leftrightarrow	\leftrightarrow		1
	INC.W #1,Rd	8	- 4	2						Rd16+1→Rd16			\leftrightarrow	\leftrightarrow		1
	INC.W #2,Rd	>	- 4	2						Rd16+2→Rd16			\leftrightarrow	\leftrightarrow		1
	INC.L #1,ERd	Г	- 4	2						ERd32+1→ERd32			\leftrightarrow	\leftrightarrow		1
	INC.L #2,ERd	Г	- 4	2					\vdash	ERd32+2→ERd32		Щ	\leftrightarrow	\leftrightarrow		1
DAA	DAA Rd	В	- 1	Q					-	Rd8 decimal adjust→Rd8	1	*	\leftrightarrow	\leftrightarrow	*	1
SUB	SUB.B Rs,Rd	В	-4	0						Rd8-Rs8→Rd8	1	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	1
	SUB.W #xx:16,Rd	>	4	-	_		\dashv	\dashv	\dashv	Rd16-#xx:16→Rd16	\dashv	[3]	\leftrightarrow	\leftrightarrow	\leftrightarrow	2

			lnst	Addressing Mode/ Instruction Length (Bytes)	dre.	Ssin	Addressing Mode/ ruction Length (By	l ode	/ vtes								
		erand Size		ua	(u83,l	+u83@/u83	, E	(Daʻı	ge			ర	ndi	Condition Code	o i	de	No. of States*1
	Mnemonic		XX#	@E Bu			@99		D D	Operation		-	I	Z	> z	O	Advanced
SUB	SUB.W Rs,Rd	≥	"	a	_					Rd16-Rs16→Rd16		T	<u>E</u>	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
	SUB.L #xx:32,ERd	_	9							ERd32-#xx:32→ERd32		I	4	\leftrightarrow	\leftrightarrow	\leftrightarrow	က
	SUB.L ERs,ERd	_	- "	a						ERd32-ERs32→ERd32	32	T	4	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
SUBX	SUBX #xx:8,Rd	В	2							Rd8-#xx:8-C→Rd8		Ι	\leftrightarrow	3]	[2]	\leftrightarrow	-
	SUBX Rs,Rd	В		N						Rd8-Rs8-C→Rd8		1	\leftrightarrow	3]	[2]	\leftrightarrow	-
SUBS	SUBS #1,ERd	_	- 1	N						ERd32-1→ERd32		П	Ħ	H			-
	SUBS #2,ERd	_	- 1	2						ERd32-2→ERd32		Ι	Ħ	H	-	<u> </u>	1
	SUBS #4,ERd	_		N						ERd32-4→ERd32		-	İ		I		-
DEC	DEC.B Rd	В	- 1	2						Rd8-1→Rd8	-	Ι	Τ	\leftrightarrow	\leftrightarrow		1
	DEC.W #1,Rd	≥	- 1	N						Rd16-1→Rd16		Ι	Т	\leftrightarrow	\leftrightarrow		-
	DEC.W #2,Rd	>	- 1	2						Rd16-2→Rd16	-	Ι	Т	\leftrightarrow	\leftrightarrow		1
	DEC.L #1,ERd	_	. 4	2						ERd32-1→ERd32	-	Ι	Τ	\leftrightarrow	\leftrightarrow \leftrightarrow		1
	DEC.L #2,ERd	٦	. 4	2						ERd32-2→ERd32	-	Τ	П	\leftrightarrow	\leftrightarrow		1
DAS	DAS Rd	В	- 1	2						Rd8 decimal adjust→Rd8	Rd8	Ι	*	\leftrightarrow	<i>*</i> *	*	1
MULXU	MULXU.B Rs,Rd	В	- 1	2						Rd8×Rs8→Rd16 (unsigned multiplication)	multiplication)	Ι	İ				12
	MULXU.W Rs,ERd	>		N						Rd16×Rs16→ERd32	-	-	Η	1	1	1	20
										(unsigned multiplication)	(uc						
MULXS	MULXS.B Rs,Rd	В	7	4						Rd8×Rs8→Rd16 (signed multiplication)	nultiplication)	Ι	Ť	\leftrightarrow	\leftrightarrow		13
	MULXS.W Rs, ERd	>	7	4						Rd16×Rs16→ERd32	-	-	Ī	\leftrightarrow	\leftrightarrow		21
			\dashv	\dashv	_			\neg		(signed multiplication)							

			Inst	Addressing Mode/ Instruction Length (Bytes)	dres	Addressing Mode/ ruction Length (By	g Mc	g G	/ /tes			
		erand Size	,	ug	(nA3,t	+uA3@\nA3		()a'r	999	Condition Code	Code	No. of States*1
	Mnemonic		XX#	®E gu			60		D (D)	Operation I H N Z	2 × C	Advanced
DIVXU	DIVXU.B Rs,Rd	В	"	N						Rd16÷Rs8→Rd16 (RdH: remainder, — [6][7]	7] — —	12
										RdL: quotient) (unsigned division)		
	DIVXU.W Rs,ERd	≥	- 1	Q						ERd32÷Rs16→ERd32 (Ed: remainder, — [6] [7]	7] — —	20
										Rd: quotient) (unsigned division)		
DIVXS	divxs.B Rs,Rd	В	,	4						Rd16÷Rs8→Rd16 (RdH: remainder, — [8][7]	7] — —	13
										RdL: quotient) (signed division)		
	DIVXS.W Rs,ERd	≥	_	4						ERd32÷Rs16→ERd32 (Ed: remainder, — [8][7]	7] — —	21
										Rd: quotient) (signed division)		
CMP	CMP.B #xx:8,Rd	В	N							Rd8-#xx:8 —		-
	CMP.B Rs,Rd	В	.,	Q						Rd8-Rs8 — ↑ ↑ ↑ —		-
	CMP.W #xx:16,Rd	>	4							Rd16-#xx:16 — [3] ↑ ↑		2
	CMP.W Rs,Rd	>	- 1	2						Rd16-Rs16 $-$ [3] \updownarrow \updownarrow	* * 1	1
	CMP.L #xx:32,ERd		9							ERd32-#xx:32 $-$ [4] \updownarrow \updownarrow	* * 1	3
	CMP.L ERS,ERd	_	- ' '	N						ERd32-ERs32 — [4] ↑ ↑		-
NEG	NEG.B Rd	В	- 1	2						$ $ 0-Rd8 \rightarrow Rd8	\$ \$ 3	1
	NEG.W Rd	>	- 1	2						0-Rd16 \rightarrow Rd16 \rightarrow \updownarrow \updownarrow \updownarrow		1
	NEG.L ERd	_	- 1	2						0-ERd32 \rightarrow ERd32 $\qquad \qquad	\leftrightarrow \leftrightarrow	1
EXTU	EXTU.W Rd	≥	.,	0						$0 \rightarrow ($ < bit 15 to 8> of Rd16) $-$ 0 \updownarrow	0 4	1
	EXTU.L ERd	_		2	_					$0 \rightarrow ($ < bit 31 to 16> of ERd32 $)$ $ 0$ \updownarrow	0	1

			nstr	Adc	lres:	sing Len	Addressing Mode/ Instruction Length (Bytes)	de/ (Byt	(se			
		erand Size		u83	(d,ERn)	+uH3@/uH3-	99	@aa (a,PC)	nr o		Condition Code	No. of States*1
	Mnemonic		x#						_	Operation	I H N Z V C	Advanced
EXTS	EXTS.W Rd	8	2							(bit 7> of Rd16)→		 -
										(bit 15 to 8> of Rd16)		
	EXTS.L ERd	_	N							(<bit 15=""> of ERd32)→</bit>	 0 ↔ - -	-
										(bit 31 to 16> of ERd32)		
TAS	TAS @ERd*2	В		4						@ERd-0→CCR set, (1)→	0	4
										(<bit 7=""> of @ERd)</bit>		
MAC	MAC @ERn+, @ERm+	1				4				@ERnx@ERm+MAC→MAC		4
										(signal multiplication)	[11] [11] [11]	
										@ERn+2→ERn, ERm+2→ERm		
CLRMAC	CLRMAC	1							0	0→MACH, MACL		2 [12]
LDMAC	LDMAC ERS, MACH	_	N							ERs→MACH		2 [12]
	LDMAC ERS, MACL	_	7	_						ERs→MACL		 2 [12]
STMAC	STMAC MACH, ERd	_	N	_						MACH→ERd		1 [12]
	STMAC MACL,ERd	_	2							MACL→ERd		1 [12]

	Trilono	2
	C	>
٠,		3
	ح	١
	=	3
,	2	3
	Ü	Ď
	Ž	7
•		4
,		=
	50150	3
•		1
	2	ų
	٠	₹
þ		4
	_	
ŕ	4	S

			Inst	Add	dres	sing Len	Addressing Mode/ Instruction Length (Bytes)	de/ (Byt	es)				
		erand Size		ug	(nA3,t	+uA∃®/uA∃		399 1,PC)			Condition Code	No. of States*1	tates*1
	Mnemonic		XX#	®E Bu			27@ B@		_	Operation	N N H	Advanced	peor
AND	AND.B #xx:8,Rd	В	2							Rd8∧#xx:8→Rd8	0	-	
	AND.B Rs,Rd	В	- (4	2						Rd8∧Rs8→Rd8	0 \$ \$	-	
	AND.W #xx:16,Rd	, 	4							Rd16∧#xx:16→Rd16	 0 ↔ + -	- 2	
	AND.W Rs,Rd	Μ	- Cu	2						Rd16∧Rs16→Rd16	- 0	- 1	
	AND.L #xx:32,ERd) 	9							ERd32∧#xx:32→ERd32		3	
	AND.L ERS,ERd		4	4						ERd32∧ERs32→ERd32	- 0	- 2	
OR	OR.B #xx:8,Rd	В	2							Rd8∨#xx:8→Rd8		-	
	OR.B Rs,Rd	В	- (4	0						Rd8∨Rs8→Rd8	 0 ↔ + -	-	
	OR.W #xx:16,Rd	×	4							Rd16∨#xx:16→Rd16		- 2	
	OR.W Rs,Rd	>	- (4	2						Rd16∨Rs16→Rd16		-	
	OR.L #xx:32,ERd		9							ERd32∨#xx:32→ERd32	 0 ↔ + -	3	
	OR.L ERS,ERd		4	4						ERd32∨ERs32→ERd32		- 2	
XOR	XOR.B #xx:8,Rd	В	0							Rd8⊕#xx:8→Rd8	 0 ↔ + -	-	
	XOR.B Rs,Rd	В	Cd	0						Rd8⊕Rs8→Rd8		-	
	XOR.W #xx:16,Rd	8	4							Rd16⊕#xx:16→Rd16		- 2	
	XOR.W Rs,Rd	>	- (4	7						Rd16⊕Rs16→Rd16		_	
	XOR.L #xx:32,ERd		9							ERd32⊕#xx:32→ERd32		3	
	XOR.L ERS,ERd	Г	7	4						ERd32⊕ERs32→ERd32		- 2	
NOT	NOT.B Rd	В	CA	2						¬ Rd8→Rd8	 0 ↔ + -	_	
	NOT.W Rd	≥	- (4	0						¬ Rd16→Rd16	0 ↔ +	-	
	NOT.L ERd			7	_				_	¬ ERd32→ERd32		-	

(4) Shift Instructions

			lust	Addressing Mode/ Instruction Length (Bytes)	dres	Addressing Mode/ ruction Length (By	g W	By (B)	rtes			
		erand Size		ug	(nA3,b	+uH3@/uH3		Jac	99		Condition Code	No. of States*1
	Mnemonic		XX#	@E uy			6 6		 (a) (b)	Operation	I H N Z V C	Advanced
SHAL	SHAL.B Rd	В		N								-
	SHAL.B #2,Rd	В		a								-
	SHAL.W Rd	≥		N						0		-
	SHAL.W #2,Rd	>	- 1	N						C MSB → LSB		1
	SHAL.L ERd	_		2								1
	SHAL.L #2,ERd	_		0							↔ ↔ ↔ ⊢ – – –	-
SHAR	SHAR.B Rd	В		2								1
	SHAR.B #2,Rd	В		2								1
	SHAR.W Rd	>		2						1		-
	SHAR.W #2,Rd	>		2			П			MSB — LSB C		1
	SHAR.L ERd	_		2								1
	SHAR.L #2,ERd	_		N							↔ 0 ↔ ← ⊢ – –	-
SHLL	SHLL.B Rd	В		2								1
	SHLL.B #2,Rd	В		N								-
	SHLL.W Rd	≷		2						0		1
	SHLL.W #2,Rd	>		N						C MSB → LSB		-
	SHLL.L ERd	_	-	N								-
	SHLL.L #2,ERd	_	-	7	_		\dashv	\dashv	\dashv		\$ 0 \$ ←	1

			Inst	Addressing Mode/ Instruction Length (Bytes)	dres	Addressing Mode/ ruction Length (By	g¥⊠	B de	rtes			
		erand Size		иЯ	(n93,t	+uH∃@/nH∃		() July	999		Condition Code	No. of States*1
	Mnemonic		WB XX#	@E			@ 9		ത ത	Operation	I H N Z V C	Advanced
SHLR	SHLR.B Rd	В	- "	N								-
	SHLR.B #2,Rd	В	- vu	2								-
	SHLR.W Rd	>	- CV	N						4 0		-
	SHLR.W #2,Rd	>	···	N						MSB — LSB C		-
	SHLR.L ERd	Г	···	2								-
	SHLR.L #2,ERd	Γ	·	2								-
ROTXL	ROTXL.B Rd	В	- CV	2								-
	ROTXL.B #2,Rd	В	·	2								-
	ROTXL.W Rd	8	- 4	2								-
	ROTXL.W #2,Rd	8	- 4	2						WSB A		1
	ROTXL.L ERd	_	·u	2								-
	ROTXL.L #2,ERd	_	- vu	2								-
ROTXR	ROTXR.B Rd	В	·	2								-
	ROTXR.B #2,Rd	В	cu	0								-
	ROTXR.W Rd	8		2								1
	ROTXR.W #2,Rd	>		2						MSB — LSB C		-
	ROTXR.L ERd	_	- CA	0								-
	ROTXR.L #2,ERd	_	- 1	2					-			-

			Instr	Add	ress on L	Addressing Mode/ Instruction Length (Bytes)	Mod th (E	e/ 3ytes	<u>~</u>						
		erand Size		uN	(nA3,b	-ERn/@ERn+	d,PC)	999			ၓ	nditic	Condition Code	<u>o</u>	No. of States*1
	Mnemonic		N#			-@ -@			_	Operation	-	Η	Z	ပ	Advanced
ROTL	ROTL.B Rd	В	2								Ι	\leftrightarrow	0 ♦	\leftrightarrow	1
	ROTL.B #2,Rd	В	2									\leftrightarrow	0 ♦	\leftrightarrow	1
	ROTL.W Rd	>	0									\leftrightarrow	0 ⇔	\leftrightarrow	-
	ROTL.W #2,Rd	8	2							C MSB - LSB		\leftrightarrow	0 💠	\leftrightarrow	1
	ROTL.L ERd	_	α									\leftrightarrow	0 ⇔	\leftrightarrow	-
	ROTL.L #2,ERd	_	2									\leftrightarrow	0 ⇔	\leftrightarrow	1
ROTR	ROTR.B Rd	В	7								Ι	\leftrightarrow	0 ♦	\leftrightarrow	1
	ROTR.B #2,Rd	В	2									\leftrightarrow	0 \$	\leftrightarrow	1
	ROTR.W Rd	>	2									\leftrightarrow	0 ♦	\leftrightarrow	1
	ROTR.W #2,Rd	>	0							MSB — LSB C		\leftrightarrow	o ↔	\leftrightarrow	1
	ROTR.L ERd	Г	2									\leftrightarrow	0 ♦	\leftrightarrow	1
	ROTR.L #2,ERd		2						\dashv			↔	0 💠	\leftrightarrow	-

Instructions
ipulation
Bit-Mani
(V)

			<u>ء</u>	A A	Addressing Mode/ Instruction Length (Bytes)	essi n Le	ng N	Aod h (E	e/ 3yte	(S						
		erand Size				(nR3,t		()aft	999			ပိ	'nď	tion	Condition Code	No. of States*1
	Mnemonic	odO	XX#	uЫ	7© ∃ ®	_	@ 9			_	Operation	_	I	N	> >	Advanced
BSET	BSET #xx:3,Rd	В		0							(#xx:3 of Rd8)←1	Ħ	Ϊ́Τ	H	1	-
	BSET #xx:3,@ERd	В			4						(#xx:3 of @ERd)←1	Ī	İ		<u> </u>	4
	BSET #xx:3,@aa:8	В					4				(#xx:3 of @aa:8)←1	Ī	İ		<u> </u>	4
	BSET #xx:3,@aa:16	В					9				(#xx:3 of @aa:16)←1	Ť	T		1	. 5
	BSET #xx:3,@aa:32	В					8				(#xx:3 of @aa:32)←1	Ť	Η̈́	\vdash	1	9
	BSET Rn,Rd	В		2							(Rn8 of Rd8)←1	Ì	Η̈́		1	1
	BSET Rn, @ERd	В			4						(Rn8 of @ERd)←1	İ	†	<u> </u> 	1	4
	BSET Rn, @aa:8	В					4				(Rn8 of @aa:8)←1	Ì	T	$^{+}$	1	4
	BSET Rn, @aa:16	В					9				(Rn8 of @aa:16)←1	Ť	T	<u> </u>	1	. 5
	BSET Rn, @aa:32	В					8				(Rn8 of @aa:32)←1	Ť	T		1	9
BCLR	BCLR #xx:3,Rd	В		2							(#xx:3 of Rd8)←0	Ť	T			1
	BCLR #xx:3, @ERd	В			4						(#xx:3 of @ERd)←0	Ť	\dagger	$\frac{\perp}{\Box}$	1	4
	BCLR #xx:3, @aa:8	В					4				(#xx:3 of @aa:8)←0	İ	†	<u> </u>	1	4
	BCLR #xx:3, @aa:16	В					9				(#xx:3 of @aa:16)←0	Ť	T		1	. 5
	BCLR #xx:3, @aa:32	В					8				(#xx:3 of @aa:32)←0	Ť	T		1	9
	BCLR Rn,Rd	В		2							(Rn8 of Rd8)←0	İ	$\dot{\top}$	<u> </u>	1	1
	BCLR Rn, @ERd	В			4						(Rn8 of @ERd)←0	Ì	T	-	1	4
	BCLR Rn, @aa:8	В			\neg		4				(Rn8 of @aa:8)←0	Ī	t	+	1	4
	BCLR Rn, @aa:16	В			\neg		9				(Rn8 of @aa:16)←0	T	\dagger	\dashv	1	. 5

			Inst	Ad	dre	ssin	Addressing Mode/ Instruction Length (Bytes)	e g	/ rtes								
		erand Size	,	ua	na (naa.t	+u83@\n83	9	()d'r	999			ŏ	puo	iţi	ŏ	Condition Code	No. of States*1
	Mnemonic		XX#	uA @F			© 9		(A) (C)		Operation	_	Ξ	z	Z	ر د	Advanced
BCLR	BCLR Rn, @ aa:32	В					8			(Rn8 of @aa:32)←0	a:32)←0	-		Ħ	H		9
BNOT	BNOT #xx:3,Rd	В		N						(#xx:3 of Rc	(#xx:3 of Rd8)←[¬ (#xx:3 of Rd8)]	Ι	Ī	ΙĖ	Η	1	-
	BNOT #xx:3, @ ERd	В		4						(#xx:3 of @ERd)←	ERd)←	1	Ī	i	i	1	4
										[¬ (#xx:3 of @ERd)]	@ERd)]						
	BNOT #xx:3, @aa:8	В					4			(#xx:3 of @aa:8)←	aa:8)←	-	1	i	i		4
										[¬ (#xx:3 of @aa:8)]	@aa:8)]						
	BNOT #xx:3,@aa:16	В					9			(#xx:3 of @aa:16)←	aa:16)←		Ì	Ė	Ť	1	2
										[¬ (#xx:3 of @aa:16)]	@aa:16)]						
	BNOT #xx:3,@aa:32	М					∞			(#xx:3 of @aa:32)←	aa:32)←		Ť	Ť	Ť	1	9
										[¬ (#xx:3 of @aa:32)]	@aa:32)]						
	BNOT Rn, Rd	В	- 1	2						(Rn8 of Rd8	(Rn8 of Rd8)←[¬ (Rn8 of Rd8)]	-	1	i	Ė		1
	BNOT Rn, @ ERd	В		4						(Rn8 of @EF	(Rn8 of @ERd)←[¬ (Rn8 of @ERd)]	Π	Ť	Ť	Ė	1	4
	BNOT Rn, @aa:8	В					4			(Rn8 of @aa	(Rn8 of @aa:8)←[¬ (Rn8 of @aa:8)]	Π	Ī	Ė	Ť		4
	BNOT Rn, @aa:16	В					9			(Rn8 of @aa:16)←	ia:16)←			Τ̈́	Ė		2
										[¬ (Rn8 of @aa:16)]	@aa:16)]						
	BNOT Rn, @aa:32	В					ω			(Rn8 of @aa:32)←	a:32)←	1	Ī	i	i		9
										[¬ (Rn8 of @aa:32)]	@aa:32)]						
BTST	BTST #xx:3,Rd	В		0						¬ (#xx:3 of Rd8)→Z	Rd8)→Z		Ì	П	\leftrightarrow	1	-
	BTST #xx:3,@ERd	В		4						¬ (#xx:3 of @ERd)→Z	@ERd)→Z		Ì	П	\leftrightarrow	1	е
	BTST #xx:3,@aa:8	В					4			¬ (#xx:3 of @aa:8)→Z	@aa:8)→Z		Ì	П	\leftrightarrow	1	ဧ
	BTST #xx:3,@aa:16	В					9			л (#xx:3 of	¬ (#xx:3 of @aa:16)→Z	-	-	Τ	\leftrightarrow	 	4
			1	1	1			1	1			1	1	l	l		

			Inst	Instruction Length (Bytes)	ion	Len	gth	(By	tes						
		erand Size		uy	(nA3,t	+uH∃@/uH∃		() July	860			Conc	di E	Condition Code	No. of States*1
	Mnemonic		XX#	@E Bu			60a		 മെ	Operation	_	I	z	z v C	Advanced
BTST	BTST #xx:3,@aa:32	В					· ·			¬ (#xx:3 of @aa:32)→Z	_		I		
	BTST Rn, Rd	В		N						¬ (Rn8 of Rd8)→Z			1		-
	BTST Rn, @ERd	В		4						¬ (Rn8 of @ERd)→Z		1	I		е
	BTST Rn, @aa:8	В					4			¬ (Rn8 of @aa:8)→Z		1	I		е
	BTST Rn, @aa:16	В					9			¬ (Rn8 of @aa:16)→Z	-		I	 - ↔	4
	BTST Rn, @aa:32	В					ω			¬ (Rn8 of @aa:32)→Z			1	 ↔	5
BLD	BLD #xx:3,Rd	В		N						(#xx:3 of Rd8)→C			İ	<> 	-
	BLD #xx:3,@ERd	В		4						(#xx:3 of @ERd)→C		1	İ	<> 	ဇ
	BLD #xx:3,@aa:8	В					4			(#xx:3 of @aa:8)→C		1	İ	<> 	ဇ
_	BLD #xx:3,@aa:16	В					9			(#xx:3 of @aa:16)→C	- 1	1	İ	→ -	4
	BLD #xx:3,@aa:32	В					ω			(#xx:3 of @aa:32)→C	I		1	<> 	5
BILD	BILD #xx:3,Rd	В		N						¬ (#xx:3 of Rd8)→C			İ	<> 	-
	BILD #xx:3, @ERd	В		4						¬ (#xx:3 of @ERd)→C		1	İ	<> 	ဇ
	BILD #xx:3, @aa:8	В					4			¬ (#xx:3 of @aa:8)→С		1	İ		ဇ
	BILD #xx:3, @aa:16	В					9			¬ (#xx:3 of @aa:16)→C				<u></u>	4
_	BILD #xx:3, @aa:32	В					8			ר (#xx:3 of @aa:32)→C	ı	1	İ	<> 	2
BST	BST #xx:3,Rd	В	- 4	N						C→(#xx:3 of Rd8)	1	1	İ		-
	BST #xx:3,@ERd	В		4						C→(#xx:3 of @ERd)	1	1	İ	1	4
	BST #xx:3,@aa:8	В					4			C→(#xx:3 of @aa:8)	1	1	İ	 	4

			Inst	Add	dres	sing	Addressing Mode/ Instruction Length (Bytes)	de/ (By	rtes						
		erand Size		ug	(nA3,t	+uH3@/uH3		() July	999	ŏ	òno	Condition Code	ŭ	epo	No. of States*1
	Mnemonic		XX#	@E uu			@ 93		 മെ	Operation	I	z	N	ပ >	Advanced
BST	BST #xx:3,@aa:16	В	\vdash				9		_	C→(#xx:3 of @aa:16)	Ī	İ	+		5
	BST #xx:3,@aa:32	В	_				œ			C→(#xx:3 of @aa:32)	Ī	Ì	÷	1	9
BIST	BIST #xx:3,Rd	В		2						¬ C→(#xx:3 of Rd8)	Ī	Ì	+		-
	BIST #xx:3, @ ERd	В		4						¬ C→(#xx:3 of @ERd) —	Ī	Ì	+		4
	BIST #xx:3, @aa:8	В					4			¬ C→(#xx:3 of @aa:8) —	Ī	Ī			4
	BIST #xx:3, @aa:16	В					9			¬ C→(#xx:3 of @aa:16) —	Ī	İ			5
	BIST #xx:3, @aa:32	В	_				œ			¬ C→(#xx:3 of @aa:32)	Ī	Ì	÷	1	9
BAND	BAND #xx:3,Rd	В		2						C ∧ (#xx:3 of Rd8)→C	Ī	İ	+	\leftrightarrow	-
	BAND #xx:3, @ ERd	В		4						C ∧ (#xx:3 of @ERd) → C	I	İ		\leftrightarrow	ဇ
	BAND #xx:3, @ aa:8	В					4			C ∧(#xx:3 of @aa:8)→C	I	İ		\leftrightarrow	ဇ
	BAND #xx:3, @aa:16	В					9			C ∧(#xx:3 of @aa:16)→C —	Ī	İ		\leftrightarrow	4
	BAND #xx:3, @ aa:32	В					∞			C ∧(#xx:3 of @aa:32)→C —	Ī	İ	+	\leftrightarrow	2
BIAND	BIAND #xx:3,Rd	В		N						C √[¬ (#xx:3 of Rd8)]→C	Ī	Ì	+	\leftrightarrow	-
	BIAND #xx:3,@ERd	В		4						C√[¬ (#xx:3 of @ERd)]→C —	Ī	Ì	\perp	\leftrightarrow	8
	BIAND #xx:3,@aa:8	В					4			C∧[¬ (#xx:3 of @aa:8)]→C —	Ī	İ		\leftrightarrow	3
	BIAND #xx:3,@aa:16	В					9			C∧[¬ (#xx:3 of @aa:16)]→C —	Ī	Ī		\leftrightarrow	4
	BIAND #xx:3,@aa:32	В					8			C∧[¬ (#xx:3 of @aa:32)]→C —		Ì	$^{\perp}$	\leftrightarrow	5
BOR	BOR #xx:3,Rd	В		2						C√(#xx:3 of Rd8)→C —		Ì	\perp	\leftrightarrow	1
	BOR #xx:3, @ERd	В		4						C√(#xx:3 of @ERd)→C		İ	\dagger	\leftrightarrow	3

			Inst	Addressing Mode/ Instruction Length (Bytes)	dres	Addressing Mode/ ruction Length (By	gt g	de/ (Byt	es)							
		erand Size	,	uЯ	(nA3,t	+uH∃@/uH∃) aa 1,PC)			Ŏ	ond	i <u>t</u> ie	Ē	Condition Code	No. of States*1
	Mnemonic		XX#	@E gu			eggs Bg		_	Operation	_	I	z	Z	<u>د</u>	Advanced
BOR	BOR #xx:3, @ aa:8	В					4			C∨(#xx:3 of @aa:8)→C			Ι	İ	\leftrightarrow	3
	BOR #xx:3, @aa:16	В					9			C√(#xx:3 of @aa:16)→C				I	\leftrightarrow	4
	BOR #xx:3, @aa:32	В					- 00			C√(#xx:3 of @aa:32)→C				İ	<>	5
BIOR	BIOR #xx:3,Rd	В		a						C√[¬ (#xx:3 of Rd8)]→C				İ	\leftrightarrow	_
	BIOR #xx:3,@ERd	В		4						C√[¬ (#xx:3 of @ERd)]→C			Ι	Ī	↔	3
	BIOR #xx:3,@aa:8	В					4			C√[¬ (#xx:3 of @aa:8)]→C				Ī	\leftrightarrow	3
	BIOR #xx:3,@aa:16	В					9			C√[¬ (#xx:3 of @aa:16)]→C		Τ		Ť	\mapsto	4
	BIOR #xx:3,@aa:32	В					8			C√[¬ (#xx:3 of @aa:32)]→C	-		Ι	Ť	↔	2
BXOR	BXOR #xx:3,Rd	В		N						C⊕(#xx:3 of Rd8)→C					\leftrightarrow	_
	BXOR #xx:3, @ ERd	В		4						C⊕(#xx:3 of @ERd)→C		Τ		Ť	\leftrightarrow	3
	BXOR #xx:3, @aa:8	В					4			C⊕(#xx:3 of @aa:8)→C		Π		Ť	\leftrightarrow	3
	BXOR #xx:3, @aa:16	В					9			C⊕(#xx:3 of @aa:16)→C			Ι	Ī	< <u></u> ⊢	4
	BXOR #xx:3, @ aa:32	В					- ω			C⊕(#xx:3 of @aa:32)→C				Ť	\leftrightarrow	2
BIXOR	BIXOR #xx:3,Rd	В	- 1	2						C⊕[¬ (#xx:3 of Rd8)]→C		Τ		T	↔	
	BIXOR #xx:3,@ERd	В		4						C⊕[¬ (#xx:3 of @ERd)]→C		П		Ť	<>	3
	BIXOR #xx:3,@aa:8	В					4			C⊕[¬ (#xx:3 of @aa:8)]→C	-	Τ		İ	\leftrightarrow	3
	BIXOR #xx:3,@aa:16	В					9			C⊕[¬ (#xx:3 of @aa:16)]→C	-			İ	\leftrightarrow	4
	BIXOR #xx:3,@aa:32	В					8			C⊕[¬ (#xx:3 of @aa:32)]→C	-			Ī	\leftrightarrow	5

(6) Branch Instructions

		-	ا hstr	Addr	Addressing Mode/ Instruction Length (Bytes)	g Mo ngth	de/ (Byt	es)	,						
		əzi8 bn			nA⊒⊚\n; a)				Operation		රි	nditi	on C	Condition Code	No. of States*1
2	Mnemonic		uA mR	@EBu	a(a,E @_ER	@99	q,b) @ ss@@		_	Branching Condition	=	z	N	<u>၂</u>	Advanced
Bcc B	BRA d:8(BT d:8)	$\overline{}$					2		if condition is true then	Always	<u> </u>		_	<u> </u> -	2
	BRA d:16(BT d:16)	T					4		PC←PC+d		Η̈́	\perp	Ţ		8
Ш	BRN d:8(BF d:8)	Т					2		else next;	Never	Ė			_	2
ш	BRN d:16(BF d:16)	T					4						I		3
	BHI d:8	I					N			C~Z=0	Η	<u> </u>	Ţ		2
ш	BHI d:16	1					4				Ė		Ţ		3
Ш	BLS d:8	Т					2			C∨Z=1					2
ш	BLS d:16	Т					4				$\dot{\top}$		Ţ	1	3
ш.	BCC d:B(BHS d:8)	T					2			C=0	$\dot{\top}$			<u> </u>	2
ш	BCC d:16(BHS d:16)	Т					4				İ	<u> </u>	Ţ	<u> </u>	ဇ
ш	BCS d:8(BLO d:8)	Т					2			C=1					2
ш	BCS d:16(BLO d:16)	1					4				$\dot{\top}$		I	<u> </u>	3
ш.	BNE d:8	Τ					2			Z=0	İ			<u> </u>	2
ш	BNE d:16	T				•	4				i	<u> </u> 	I	<u> </u>	8
ш	BEQ d:8	П					0			Z=1	i	\sqcup			2
ш	BEQ d:16	I				-	4				1	1	I	1	ဗ
ш_	BVC d:8	Т					2			V=0	†	\dashv	I	<u> </u>	2
В	BVC d:16	\exists	\dashv		-		4	_			1	뮈	Ţ	$\frac{\perp}{\Box}$	3

			nstr	Ado	res	sinç Len	gth g	Addressing Mode/ Instruction Length (Bytes)	(Sé								
		əziS bu		·		+uN3@/u	,,,,	(2)		Operation		္တိ	indi	tion	Condition Code	9	No. of States*1
	Mnemonic		uA nA	@EBu	∃,b)®	∃ ∃-@	@99	q,b)@ ടെ© @			Branching Condition	_	I	Z	> 2	ပ	Advanced
Boc	BVS d:8	Τ						2		if condition is true then V=1	V=1	İ	H	\vdash	H	Ţ	2
	BVS d:16	T						4		PC←PC+d		İ	Ħ			Ţ	ဇ
	BPL d:8							2		else next;	N=0	İ	$\dot{\top}$		\perp	Ţ	2
	BPL d:16	Т						4				İ	Ť	<u> </u>	<u> </u>	Ţ	8
	BMI d:8	T						2		_	N=1	İ	Η̈́	<u> </u> 	<u> </u>	Ţ	2
	BMI d:16	T						4				İ	İ	 	<u> </u>	I	3
	BGE d:8	Τ						N			N⊕V=0	İ	Ħ			Ţ	0
	BGE d:16	T						4				İ	Ħ	\perp	+	Ţ	ဇ
	BLT d:8	П						2			N⊕V=1	Ť	Η̈́	H	\perp	Ţ	2
	BLT d:16	Τ						4				İ	Ė	<u> </u> 	<u> </u>	Ţ	3
	BGT d:8	T						2			Z~(N⊕V)=0	İ	i T	<u> </u> 		Ţ	2
	BGT d:16	1						4				İ	$\dot{\top}$			Ţ	3
	BLE d:8	-						N		•	Z√(N⊕V)=1	İ	Η̈́	I	<u> </u> 	Ţ	2
	BLE d:16	-						4				İ	i	<u> </u>	<u> </u>	I	3

			Inst	Adc	Addressing Mode/ Instruction Length (Bytes)	ing l	Mod th (I	Byte	(Sé					
		erand Size	x	uŊΞ	(nЯ∃,b	-ERn/@ERn+	(Od,bC)	999		,	Conc	ditio	Condition Code	No. of States*1
	Mnemonic		x#		@()@ 2@		_	Operation	I H	N	z v c	Advanced
JMP	JMP @ERn			2						PC←ERn		İ	<u> </u>	- 2
	JMP @aa:24	П				4				PC←aa:24	1	İ	 	8
	JMP @@aa:8							2		PC←@aa:8		İ	 	-
BSR	BSR d:8	I					Ŋ			PC→@-SP,PC←PC+d:8		İ		4
	BSR d:16	-					4			PC→@-SP,PC←PC+d:16	 	Ī	 	-
JSR	JSR @ERn	-		7						PC→@-SP,PC←ERn		İ	 	4
	JSR @aa:24					4				PC→@-SP,PC←aa:24		İ		-
	JSR @ @aa:8	-						Ø		PC→@-SP,PC←@aa:8		İ	 	9
RTS	RTS	I							7	2 PC←@SP+	1	İ	 	-

(7) System Control Instructions

			lns	Ac truc	ddre Stio	ssii n Le	Addressing Mode/ Instruction Length (Bytes)	lode h (B	yte.	<u>s</u>								
		erand Size	,		HEDW)	hana, ERn/@ERn+		()a'r	999			0	ouc	Jitic	r S	Condition Code		No. of States*1
	Mnemonic	ďΟ	xx#	uЯ			@9		0 0	_	Operation	_	I	z	N	>	ပ	Advanced
TRAPA	TRAPA #xx:2	Ι									PC→@-SP,CCR→@-SP,	-		Ī	İ	H	\vdash	[6] 8
											EXR→@-SP, <vector>→PC</vector>							
RTE	RTE	1									EXR←@SP+,CCR←@SP+,	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	5 [9]
											PC←@SP+							
SLEEP	SLEEP	Ι									Transition to power-down state		Ι	Ī	İ		1	2
TDC	LDC #xx:8,CCR	В	7								#xx:8→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	1
	LDC #xx:8,EXR	В	4								#xx:8→EXR			Ī	T	\vdash		2
	LDC Rs,CCR	В		2							Rs8→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	1
	LDC Rs,EXR	В		2							Rs8→EXR				Ť		_	1
	LDC @ERS,CCR	>		,	4						@ERs→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	3
	LDC @ERS,EXR	>		,	4						@ERs→EXR				İ		1	3
	LDC @(d:16,ERs),CCR	>			9	9					@(d:16,ERs)→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	4
	LDC @(d:16,ERs),EXR	>			9	9					@(d:16,ERs)→EXR				Ť	$\frac{1}{1}$		4
	LDC @(d:32,ERs),CCR	>			-	10					@(d:32,ERs)→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	9
	LDC @(d:32,ERs),EXR	≷			_	10					@(d:32,ERs)→EXR	-	Ι	Ī	İ	$\frac{\cdot}{1}$	Т	9
	LDC @ERs+,CCR	≥				4	_				@ERs→CCR,ERs32+2→ERs32	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	4
	LDC @ERs+,EXR	>				4	_				@ERs→EXR,ERs32+2→ERs32				İ		1	4
	LDC @aa:16,CCR	≥					9				@aa:16→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	4
	LDC @aa:16,EXR	>					9				@aa:16→EXR				Ť		1	4
	LDC @aa:32,CCR	≥					∞				@aa:32→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	5
	LDC @aa:32,EXR	≥					∞				@aa:32→EXR				İ	$\dot{\top}$	\dashv	2

			lus	Addressing Mode/ Instruction Length (Bytes)	dre	ssir 1 Le	Addressing Mode/ ruction Length (By	ode (B)	yte.	(S)							
		erand Size	•	~a	nA (nA3,t	+uH∃®/uH∃		()aʻr	999			ပိ	ndi	tion	ပို	Condition Code	No. of States*1
	Mnemonic	dΟ	xx#	uA ae	_		@ 9		9 @	_	Operation	=	Ξ	Z	Z /	ပ >	Advanced
STC	STC CCR,Rd	В		2	_					<u> </u>	- CCR→Rd8	Η̈́	H	H	+		-
	STC EXR,Rd	В		N						_	EXR→Rd8	†	+				-
	STC CCR,@ERd	≥		_	4					Ť	CCR→@ERd	Η	H	+	H		ဇ
	STC EXR, @ ERd	>		_	4					_	EXR→@ERd -	†	\vdash	+		1	3
	STC CCR,@(d:16,ERd)	>			9					_	CCR→@(d:16,ERd)	<u> </u>			I		4
	STC EXR, @ (d:16,ERd)	>			9					_	EXR→@(d:16,ERd)	T	\vdash		-		4
	STC CCR, @ (d:32,ERd)	>			Ť	10					CCR→@(d:32,ERd)	†	$^{\perp}$		-		9
	STC EXR, @ (d:32,ERd)	>			10	C				_	EXR→@(d:32,ERd)	T	\perp			1	9
	STC CCR,@-ERd	>				4				_	ERd32-2→ERd32,CCR→@ERd						4
	STC EXR, @-ERd	>				4				_	ERd32-2→ERd32,EXR→@ERd	†	\vdash	\vdash	+		4
	STC CCR,@aa:16	>					9				CCR→@aa:16	\Box	\vdash	\vdash	\vdash		4
	STC EXR, @aa:16	>					9			_	EXR→@aa:16	<u> </u>					4
	STC CCR,@aa:32	>					8				CCR→@aa:32	T	\vdash		+		5
	STC EXR, @aa:32	≥					8			_	EXR→@aa:32	Ť	÷		+	1	2
ANDC	ANDC #xx:8,CCR	В	2								CCB∧#xx:8→CCB	\leftrightarrow	\leftrightarrow	\leftrightarrow	\updownarrow	\leftrightarrow	1
	ANDC #xx:8,EXR	В	4							_	EXB∧#xx:8→EXB					 	2
ORC	ORC #xx:8,CCR	В	2								CCR√#xx:8→CCR	\leftrightarrow	\updownarrow	\updownarrow	\updownarrow	\leftrightarrow \leftrightarrow	-
	ORC #xx:8,EXR	В	4							_	EXR∨#xx:8→EXR	\dagger	\dagger	+	\dashv	1	2
XORC	XORC #xx:8,CCR	В	0							_	CCR⊕#xx:8→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
	XORC #xx:8,EXR	В	4		\dashv					-	EXR⊕#xx:8→EXR	\dagger	$^{+}$	$\frac{1}{1}$	\dashv		2
NOP	NOP		\dashv	\dashv	\dashv				\neg	2	PC←PC+2	\dagger	\pm	╣	+	1	-

(8) Block Transfer Instructions

			lus	Ad	dre	ssir Le	Addressing Mode/ Instruction Length (Bytes)	ode (B)	ytes							
		erand Size			(4 EBD)	(d,ERn) +nR3@\nR3-	99	(a,PC)	@99				nditio	Condition Code	Ž	tes*1
	Mnemonic		X#	1A	ക	@ @		@	®	ŏ	Operation	-	z	N Z C	Advanced	þe
EEPMOV	EEPMOV.B	1								# # # # # # # # # # # # # # # # # # #	R4L≠0 Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 R4L-1→R4L Until R4L=0 se next; R4≠0 Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 R4-1→R4 Until R4=0	i			4+2n*3 4+2n*3	ю
										Until R4=0 else next;						

The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction. Notes:

- n is the initial value of R4L or R4.
- Seven states for saving or restoring two registers, nine states for three registers, or eleven states for four registers. Cannot be used in this LSI.
- Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0. Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
- Retains its previous value when the result is zero; otherwise cleared to 0.
 - Set to 1 when the divisor is negative; otherwise cleared to 0.
 - Set to 1 when the divisor is zero; otherwise cleared to 0.
- Set to 1 when the quotient is negative; otherwise cleared to 0.
- One additional state is required for execution when EXR is valid.

A.2 Instruction Codes

Table A.2 shows the instruction codes.

Table A.2 Instruction Codes

Instruc-	Magazia	_;							Instruction Format	n Format				
tion		Size	1st byte	oyte	2nd byte	byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
ADD	ADD.B #xx:8,Rd	В	ω	ъ	MM	Σ								
	ADD.B Rs,Rd	В	0	80	rs.	D.								
	ADD.W #xx:16,Rd	>	7	6	-	ā	M	IMM						
	ADD.W Rs,Rd	>	0	6	rs	D.								
	ADD.L #xx:32,ERd	٦	7	А	-	0 erd		IMM	N					
	ADD.L ERs,ERd	٦	0	٧	1 ers 0 erd	0 erd								
ADDS	ADDS #1,ERd	٦	0	В	0	0 erd								
	ADDS #2,ERd	٦	0	В	8	0 erd								
	ADDS #4,ERd	٦	0	В	6	0 erd								
ADDX	ADDX #xx:8,Rd	В	6	rd	M	IMM								
	ADDX Rs,Rd	В	0	Е	rs	rd								
AND	AND.B #xx:8,Rd	В	ш	rd	M	MMI								
	AND.B Rs,Rd	В	-	9	rs	rd								
	AND.W #xx:16,Rd	8	7	6	9	rd	M	IMM						
	AND.W Rs,Rd	×	9	6	rs	rd								
	AND.L #xx:32,ERd	٦	7	A	9	0 erd		IMMI	5					
	AND.L ERs,ERd	Г	0	1	Ь	0	9 9	0 ers 0 erd						
ANDC	ANDC #xx:8,CCR	В	0	6	IMMI	Σ								
	ANDC #xx:8,EXR	В	0	1	4	-	0 6	IMM						
BAND	BAND #xx:3,Rd	В	7	9	о імм	rd								
	BAND #xx:3, @ ERd	В	7	O	0 erd	0	9 /	O IMMI O						
	BAND #xx:3, @aa:8	В	7	Е	a¢	abs	7 6	O IMM O						
	BAND #xx:3, @aa:16	В	9	А	-	0	ak	abs	7 6	0 IMM 0				
	BAND #xx:3, @aa:32	В	9	А	3	0		abs	S		7 6	O IMM O		
Bcc	BRA d:8 (BT d:8)	1	4	0	dis	disp								
	BRA d:16 (BT d:16)		2	8	0	0	di	disp						
	BRN d:8 (BF d:8)	I	4	1	disp	sp.								
	BRN d:16 (BF d:16)	I	2	8	-	0	ij	disp						

Instruc-	o in constant							Instructic	Instruction Format				
tion		Size	1st byte	yte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
Bcc	BHI d:8	Ι	4	2	dsib								
	BHI d:16	Ι	2	ω	2	disp	ρ						
	BLS d:8	I	4	ო	dsib								
	BLS d:16	Ι	2	8	3 0	disp	d						
	BCC d:8 (BHS d:8)	I	4	4	disp								
	BCC d:16 (BHS d:16)	ı	2	80	4 0	disp	Q.						
	BCS d:8 (BLO d:8)	I	4	2	disp								
	BCS d:16 (BLO d:16)	ı	2	8	5 0	disp	d.						
	BNE d:8	I	4	9	dsib								
	BNE d:16	I	2	8	0 9	disp	d.						
	BEQ d:8	I	4	7	dsib								
	BEQ d:16	I	2	8	0 2	disp	Q.						
	BVC d:8	Ι	4	80	dsib								
	BVC d:16	I	5	8	0 8	dis	disp						
	BVS d:8	Ι	4	6	disp								
	BVS d:16	Ι	2	8	0 6	disp	d						
	BPL d:8	I	4	A	disp								
	BPL d:16	ı	2	8	0 Y	disp	d.						
	BMI d:8	I	4	В	disp								
	BMI d:16	Ι	2	8	B 0	disp	Q.						
	BGE d:8	1	4	C	disp								
	BGE d:16	I	2	8	0	disp	d.						
	BLT d:8	Ι	4	O	disp								
	BLT d:16	I	2	8	D 0	disp	d						
	BGT d:8	Ι	4	Ш	disp								
	BGT d:16	I	2	8	Е 0	disp	d						
	BLE d:8	I	4	ш	disp								
	BLE d:16	Ι	2	8	0	disp	ď						

Instruc-	Mnemonic									ق	structio	Instruction Format				
tion		azıc	1st byte	yte	2nd byte	yte	3rd byte	te	4th byte	5th	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BCLR	BCLR #xx:3,Rd	В		2	ммі о	г										
	BCLR #xx:3, @ERd	В	7	۵	0 erd	0		2	0 MMI:0							
	BCLR #xx:3, @aa:8	В	7	ш	abs	رې دې	7	2	0 MMI 0							
	BCLR #xx:3, @aa:16	В	9	⋖	-	8		abs		7	2	0 MMI 0				
	BCLR #xx:3, @aa:32	В	9	4	က	8			מי	abs			7 2	0 IMM 0		
	BCLR Rn,Rd	В	9	2	٤	5										
	BCLR Rn, @ERd	В	7	٥	0 erd	0	9	2	m 0							
	BCLR Rn, @aa:8	В	7	ш	abs	s,	9	2	0							
	BCLR Rn, @aa:16	В	9	4	-	8		abs		9	2	rn 0				
	BCLR Rn, @aa:32	В	9	A	3	8			מז	abs			6 2	rn 0		
BIAND	BIAND #xx:3,Rd	В		9	1 IMM	rd										
	BIAND #xx:3,@ERd	В	7	C	0 erd	0	2	6 1	1 IMM 0							
	BIAND #xx:3, @aa:8	В	7	ш	abs	s,	7	9	1 IMM 0							
	BIAND #xx:3,@aa:16	В	9	٧	1	0		abs		7	9	1 IMM 0				
	BIAND #xx:3, @aa:32	В	9	A	3	0			מז	abs			9 /	1 IMM 0		
BILD	BILD #xx:3,Rd	В		7	1 IMM	p										
	BILD #xx:3,@ERd	В	7	C	0 erd	0	2	7 1	1 IMM 0							
	BILD #xx:3, @ aa:8	В	7	Е	abs	ç,	7	7 1	1 IMM 0							
	BILD #xx:3,@aa:16	В	9	۷	-	0		abs		7	7	1 IMM 0				
	BILD #xx:3, @ aa:32	В	9	A	3	0			w	abs			7 7	1 IMM 0		
BIOR	BIOR #xx:3,Rd	В	7	4	1 IMM	rd										
	BIOR #xx:3, @ERd	В		O	0 erd	0	7	4	1 IMM 0							
	BIOR #xx:3, @aa:8	В	7	Е	abs	ý	7	4 1	1 IMM 0							
	BIOR #xx:3,@aa:16	В	9	٧	1	0		abs		2	4	1 IMM 0				
	BIOR #xx:3, @aa:32	В	9	4	 છ	0			10	abs			7 4	1 IMM 0		

Instruc-	Mnemoric	ä						Instruction	Instruction Format				
tion		Size	1st byte	oyte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BIST	BIST #xx:3,Rd	В	9	7	1 IMM rd								
	BIST #xx:3, @ERd	В	7	Q	0 erd 0	2 9	1 IMM 0						
	BIST #xx:3, @aa:8	В	7	ш	abs	2 9	1 IMM 0						
	BIST #xx:3, @aa:16	В	9	⋖	1 8	at	abs	2 9	1 IMM 0				
	BIST #xx:3, @aa:32	В	9	4	3 8		at	abs		2 9	1 IMM 0		
BIXOR	BIXOR #xx:3,Rd	В	7	2	1 IMM rd								
	BIXOR #xx:3,@ERd	В	7	O	0 pre 0	9 /	1 IMM 0						
	BIXOR #xx:3, @aa:8	В	7	ш	abs	7 5	1 IMM 0						
	BIXOR #xx:3,@aa:16	В	9	∢	1	at	abs	7 5	1 IMM 0				
	BIXOR #xx:3, @aa:32	В	9	4	3 0		at	abs		7 5	1 IMM 0		
BLD	BLD #xx:3,Rd	В	7	7	0 IMM rd								
	BLD #xx:3,@ERd	В	7	O	0 erd 0	7 7	0 MMI 0						
	BLD #xx:3,@aa:8	В	7	Ш	abs	2 2	0 MMI 0						
	BLD #xx:3,@aa:16	В	9	∢	1	at	abs	7 7	0 MMI 0				
	BLD #xx:3,@aa:32	В	9	∢	3 0		at	abs		7 7	0 MMI 0		
BNOT	BNOT #xx:3,Rd	В	7	1	o IMM rd								
	BNOT #xx:3,@ERd	В	7	Ω	0 erd 0	7 1	0 MMI 0						
	BNOT #xx:3,@aa:8	В	7	ш	abs	7 1	O IMM O						
	BNOT #xx:3,@aa:16	В	9	Α	1 8	ak	abs	7 1	0 IMM 0				
	BNOT #xx:3, @ aa:32	В	9	A	3 8		at	abs		7 1	0 MMI 0		
	BNOT Rn,Rd	В	9	1	rn rd								
	BNOT Rn, @ ERd	В	7	Ω	0 erd 0	6 1	rn 0						
	BNOT Rn, @ aa:8	В	7	ш	abs	6 1	rn 0						
	BNOT Rn, @ aa:16	В	9	Α	1 8	ak	abs	6 1	rn 0				
	BNOT Rn, @ aa:32	В	9	∢	3		at	abs		6 1	n 0		

Instruc-	Mnemonic	ä					Instruction	Instruction Format				
tion		əzic	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BOR	BOR #xx:3,Rd	В	7 4	0 IMM rd								
	BOR #xx:3, @ERd	В	2 C	0 erd 0	7 4	0 MMI 0						
	BOR #xx:3, @aa:8	ш	7 E	abs	7 4	0 MMI 0						
	BOR #xx:3, @aa:16	В	9 9	1 0	abs	Si	7 4	0 IMM 0				
	BOR #xx:3, @aa:32	В	9 9	3 0		at	abs		7 4	0 IMM 0		
BSET	BSET #xx:3,Rd	ш	7 0	0 IMM rd								
	BSET #xx:3,@ERd	В	7 D	0 erd 0	7 0	0 MMI 0						
	BSET #xx:3,@aa:8	В	7 F	abs	0 2	0 MMI 0						
	BSET #xx:3,@aa:16	В	9 P	1 8	abs	Sı	7 0	0 IMM 0				
	BSET #xx:3,@aa:32	В	9 9	8		at	abs		7 0	0 IMM 0		
	BSET Rn,Rd	Ф	0	E E								
	BSET Rn, @ ERd	ш	7 D	0 erd 0	0 9	0						
	BSET Rn, @ aa:8	В	7 F	abs	0 9	rn 0						
	BSET Rn, @aa:16	В	9 9	1 8	abs	Sı	0 9	rn 0				
	BSET Rn, @ aa:32	В	6 A	3 8		at	abs		0 9	rn 0		
BSR	BSR d:8	Ι	5 5	disp								
	BSR d:16	Ι	5 C	0 0	disp	ds						
BST	BST #xx:3,Rd	В	2 9	0 IMM rd								
	BST #xx:3, @ERd	В	7 D	0 erd 0	6 7	0 MMI 0						
	BST #xx:3, @aa:8	В	7 F	abs	6 7	0 IMM 0						
	BST #xx:3, @aa:16	В	9 9	1 8	abs	S	6 7	0 IMM 0				
	BST #xx:3, @aa:32	В	6 A	3 8		at	abs		2 9	O IMM O		
BTST	BTST #xx:3,Rd	В	7 3	0 IMM rd								
	BTST #xx:3,@ERd	В	7 C	0 erd 0	7 3	0 IMM 0						
	BTST #xx:3,@aa:8	В	7 E	abs	7 3	0 MMI 0						
	BTST #xx:3,@aa:16	В	9 9	1	abs	Sı	7 3	0 IMM 0				
	BTST #xx:3,@aa:32	ш	9 V	3		a	abs		7 3	0 IMM 0		
	BTST Rn,Rd	В	9	rn								
	BTST Rn,@ERd	В	7 C	0 erd 0	6 3	rn 0						

Instruc-	Mooning									<u>=</u>	struction	Instruction Format				
tion		Size	1st byte	byte	2nd byte	oyte	3rd byte	/te	4th byte		5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BTST	BTST Rn,@aa:8	В	7	ш	abs	S	9	က	rn 0							
	BTST Rn,@aa:16	В	9	∢	-	0		abs		9	က	0				
	BTST Rn,@aa:32	В	9	∢	က	0				abs			9	0		
BXOR	BXOR #xx:3,Rd	В	7	5	имі о	p.										
	BXOR #xx:3, @ ERd	В	7	С	0 erd	0	7	5 0	о мміо							
	BXOR #xx:3, @ aa:8	В	7	ш	abs	Sc	7	5 0	0 MMI 0							
	BXOR #xx:3, @ aa:16	В	9	Α	1	0		abs		7	2	о мміо				
	BXOR #xx:3, @ aa:32	В	9	∢	က	0				abs			7 5	0 IMM 0		
CLRMAC	CLRMAC CLRMAC	1	0	-	⋖	0										
CMP	CMP.B #xx:8,Rd	В	⋖	rd	IMM	Σ										
	CMP.B Rs,Rd	В	-	ပ	rs	p										
	CMP.W #xx:16,Rd	>	7	6	7	5		MM								
	CMP.W Rs,Rd	×	-	D	rs	rd										
	CMP.L #xx:32,ERd	_	7	∢	α	0 erd				MM						
	CMP.L ERS,ERd	Г	-	F	1 ers	0 erd										
DAA	DAA Rd	В	0	Ь	0	rd										
DAS	DAS Rd	В	1	Ь	0	rd										
DEC	DEC.B Rd	В	-	٧	0	rd										
	DEC.W #1,Rd	≥	-	В	2	Þ										
	DEC.W #2,Rd	≯	-	В	Ω	Þ										
	DEC.L #1,ERd	٦	-	В	7	0 erd										
	DEC.L #2,ERd	٦	-	В	Α	0 erd										
DIVXS	DIVXS.B Rs,Rd	В	0	-	Ω	0	2	-	rs rd							
	DIVXS.W Rs,ERd	Ν	0	1	D	0	2	3	rs 0 erd	p						
DIVXU	DIVXU.B Rs,Rd	В	2	-	rs.	rd										
	DIVXU.W Rs,ERd	≯	2	3	rs.	0 erd										
EEPMOV	EEPMOV EEPMOV.B	Ι	7	В	2	С	2	6	8 F							
	EEPMOV.W	Ι	7	В	Ω	4	2	6								

Instruc-	Monor	į							2	Instruction Format	n Form	at				
tion		Size	1st byte	oyte	2nd byte		3rd byte	4th byte	5th	5th byte	6th byte	yte	7th byte	8th byte	9th byte	10th byte
EXTS	EXTS.W Rd	W	1	7	D rd											
	EXTS.L ERd		-	7	F 0 erd	p										
EXTU	EXTU.W Rd	8	-	7	5 rd											
	EXTU.L ERd	_	-	7	7 0 erd	p.										
INC	INC.B Rd	В	0	٧	0 rd											
	INC.W #1,Rd	×	0	В	5 rd											
	INC.W #2,Rd	8	0	В	D											
	INC.L #1,ERd		0	В	7 0 erd	p.										
	INC.L #2,ERd		0	В	F 0 erd	p										
JMP	JMP @ERn	Ι	2	6	0 em 0											
	JMP @aa:24	Ι	2	Α			abs									
	JMP @@aa:8	Ι	2	В	abs											
JSR	JSR @ERn	Ι	2	Q	0 em 0											
	JSR @aa:24	Ι	2	В			abs									
	JSR @ @aa:8	Ι	2	Ь	abs											
TDC	LDC #xx:8,CCR	В	0	7	IMM											
	LDC #xx:8,EXR	В	0	1	4 1	0	7	IMM								
	LDC Rs,CCR	В	0	3	0 rs											
	LDC Rs,EXR	В	0	က	1 rs											
	LDC @ERs,CCR	≥	0	-	4	9	6	0 ers 0								
	LDC @ERS,EXR	≥	0	-	4	9	6	0 ers 0								
	LDC @(d:16,ERs),CCR	≥	0	-	4	9	ш	0 ers 0		disp	ď					
	LDC @(d:16,ERs),EXR	≥	0	-	4	9	ш	0 ers 0		disp	ď					
	LDC @(d:32,ERs),CCR	≥	0	-	4 0	7	8	0 ers 0	9	Δ	7	0		disp	ds	
	LDC @(d:32,ERs),EXR	≥	0	-	4	7	8	0 ers 0	9	В	7	0		disb	ds	
	LDC @ERs+,CCR	≯	0	-	4 0	9	D	0 ers 0								
	LDC @ERs+,EXR	≯	0	-	4 1	9	D	0 ers 0								
	LDC @aa:16,CCR	≯	0	-	4 0	9	В	0 0		abs	S					
	LDC @aa:16,EXR	>	0	-	4	9	В	0 0		abs	Sc					

Instruc-											Instructic	Instruction Format				
tion		Size	1st byte	yte	2nd byte	byte	3rd byte	byte	4th	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
LDC	LDC @aa:32,CCR	>	0	-	4	0	9	В	2	0		abs	SC			
	LDC @aa:32,EXR	>	0	-	4	-	9	В	2	0		abs	SC			
LDM	LDM.L @SP+, (ERn-ERn+1)	_	0	1	-	0	9	O	7	0 ern+1						
	LDM.L @SP+, (ERn-ERn+2)	_	0	1	2	0	9	D	7	0 ern+2						
	LDM.L @SP+, (ERn-ERn+3)	_	0	1	8	0	9	D	7	0:ern+3						
LDMAC	LDMAC ERS,MACH	_	0	3	2	0 ers										
	LDMAC ERS,MACL	_	0	3	3	0 ers										
MAC	MAC @ERn+, @ERm+	Ι	0	1	9	0	9	D	0 erm	0 erm 0 erm						
MOV	MOV.B #xx:8,Rd	В	ш	rd	¥	IMM										
	MOV.B Rs,Rd	В	0	C	rs	ā										
	MOV.B @ERs,Rd	В	9	8	0 ers	5										
	MOV.B @(d:16,ERs),Rd	В	9	Е	0 ers	D		disp	ds							
	MOV.B @(d:32,ERs),Rd	В		8	0 ers	0	9	Α	2	rd		disp	ds			
	MOV.B @ERs+,Rd	В	9	C	0 ers	ā										
	MOV.B @aa:8,Rd	В	5	rd	at	abs										
	MOV.B @aa:16,Rd	В	9	⋖	0	Б		abs	SC							
	MOV.B @aa:32,Rd	В	9	Α	2	Б				abs	s					
	MOV.B Rs, @ERd	Ф	9	80	1 erd	ត										
	MOV.B Rs, @(d:16,ERd)	В	9	ш	1 erd	ទ		disp	ď							
	MOV.B Rs, @(d:32,ERd)	В	7	8	0 erd	0	9	٧	٧	S		disp	ds			
	MOV.B Rs, @-ERd	Ф	9	O	1 erd	ត										
	MOV.B Rs, @aa:8	В	ო	rs	aţ	abs										
	MOV.B Rs, @aa:16	В	9	A	8	ន		abs	SC							
	MOV.B Rs, @aa:32	Ф	9	⋖	⋖	ភ				abs	s					
	MOV.W #xx:16,Rd	>	7	6	0	Б		IMM	Σ							
	MOV.W Rs,Rd	>	0	D	গু	Б										
	MOV.W @ERs,Rd	8	9	6	0 ers	p										
	MOV.W @(d:16,ERs),Rd	>	9	ч	0 ers	ā		disp	ds							
	MOV.W @(d:32,ERs),Rd	>	7	ω	0 ers	0	9	В	2	5		disp	ds			

0.11											Instruction Format	on For	mat				
tion	Mnemonic	Size	15	1st byte	2nd byte	ovte	3rd byte		4th byte		5th byte	6th	6th byte	7th byte	8th byte	9th byte	10th byte
MOV	MOV.W @ERs+,Rd	≥	9	٥	0 ers	5											
	MOV.W @aa:16,Rd	>	9	В	0	5		abs									
	MOV.W @aa:32,Rd	>	9	В	2	5				abs							
	MOV.W Rs, @ERd	>	9	6	1 erd	rs											
	MOV.W Rs, @(d:16,ERd)	>	9	ш	1 erd	rs		disp									
	MOV.W Rs, @(d:32,ERd)	>	7	8	0 erd	0	9	В	<	rs			disp				
	MOV.W Rs, @-ERd	>	9	٥	1 erd	rs											
	MOV.W Rs,@aa:16	>	9	В	8	rs		abs									
	MOV.W Rs,@aa:32	8	9	В	A	rs				abs							
	MOV.L #xx:32,Rd	٦	7	A	0	0 erd				IMM							
	MOV.L ERS,ERd	Г	0	F	1 ers 0 erd	0 erd											
	MOV.L @ERs,ERd	Г	0	1	0	0	9	0 6	ers 0	erd							
	MOV.L @ (d:16,ERs),ERd	Г	0	1	0	0	9	Ь	0 ers 0	0 erd	q	dsp					
	MOV.L @ (d:32,ERs),ERd	L	0	1	0	0	7	8 0	ers	0 6	В	2	0 erd		di	disp	
	MOV.L @ ERs+, ERd	_	0	-	0	0	9	0	0 ers 0	0 erd							
	MOV.L @aa:16,ERd	_	0	-	0	0	9	В	0	0 erd	g	abs					
	MOV.L @aa:32 ,ERd	_	0	-	0	0	9	В	2	0 erd			abs				
	MOV.L ERs,@ERd	_	0	-	0	0	9	9	erd 0	ers							
	MOV.L ERs,@(d:16,ERd)	_	0	-	0	0	9	т	1 erd 0	ers	q	disp					
	MOV.L ERs, @(d:32,ERd)*1	_	0	-	0	0	7	8	erd	9 0	В	۷	0 ers		ήσ	disp	
	MOV.L ERs,@-ERd	_	0	-	0	0	9	<u>1</u>	erd 0	ers							
	MOV.L ERs,@aa:16	_	0	-	0	0	9	В	8	ers	ଅ	abs					
	MOV.L ERs,@aa:32	_	0	-	0	0	9	В	0	ers			abs				
MOVFPE	MOVFPE MOVFPE @aa:16,Rd	В	Can	not be	Cannot be used in this LS	this LS											
MOVTPE		В															
MULXS	MULXS.B Rs,Rd	В	0	-	O	0	ۍ	0	ទ	Đ.							
	MULXS.W Rs,ERd	≥	0	-	0	0	ۍ	2	rs 0	erd							
MULXU	MULXU MULXU.B Rs,Rd	В	2	0	ফ	5											
	MULXU.W Rs,ERd	≥	2	2	δ	0 erd											

Instruc-	oj se ose M								Instruction Format	n Format				
tion		Size	1st byte	oyte	2nd byte		3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
NEG	NEG.B Rd	В	-	7	8	rd								
	NEG.W Rd	Ν	1	7	9	rd								
	NEG.L ERd	٦	1	7	B 0 6	erd								
NOP	NOP	1	0	0	0	0								
NOT	NOT.B Rd	В	-	7	0	p.								
	NOT.W Rd	>	-	7	-	p								
	NOT.L ERd	٦	1	7	3 0 erd	erd								
OR	OR.B #xx:8,Rd	В	0	rd	IMM									
	OR.B Rs,Rd	В	-	4		p.								
	OR.W #xx:16,Rd	Μ	7	6	4	rd	NI	IMM						
	OR.W Rs,Rd	>	9	4	rs r	p.								
	OR.L #xx:32,ERd	٦	7	4	4 0 6	erd		MMI	M					
	OR.L ERS,ERd	٦	0	-		0	6 4	0 ers 0 erd						
ORC	ORC #xx:8,CCR	В	0	4	IMM									
	ORC #xx:8,EXR	В	0	1	4	1	0 4	IMM						
POP	POP.W Rn	Μ	9	D	7 "	Lu								
	POP.L ERn	_	0	-	0	0	6 D	7 0 em						
PUSH	PUSH.W Rn	>	9	۵	ъ	E.								
	PUSH.L ERn	Г	0	٦	0	0	6 D	F 0 em						
ROTL	ROTL.B Rd	В	-	2	8	rd								
	ROTL.B #2, Rd	В	-	2	0	P.								
	ROTL.W Rd	≥	-	2	6	P.								
	ROTL.W #2, Rd	>	-	2	٥	rd								
	ROTL.L ERd	٦	+	2	B 0 6	erd								
	ROTL.L #2, ERd	٦	-	2	F 0 erd	erd								

Instruc-	Mnemonic	ä							Instruction Format	n Format				
tion		azic	1st k	st byte	2nd byte	yte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
ROTR	ROTR.B Rd	В	-	က	80	5								
	ROTR.B #2, Rd	В	-	3	0	r D								
	ROTR.W Rd	8	1	3	6	rd								
	ROTR.W #2, Rd	8	-	3	Ω	rd								
	ROTR.L ERd	_	-	က	ш	0 erd								
	ROTR.L #2, ERd	_	-	3	ш	0 erd								
ROTXL	ROTXL.B Rd	В	-	2	0	D.								
	ROTXL.B #2, Rd	В	-	2	4	5								
	ROTXL.W Rd	8	-	2	-	p								
	ROTXL.W #2, Rd	8	-	2	2	rd								
	ROTXL.L ERd	_	-	2	e e	0 erd								
	ROTXL.L #2, ERd	٦	1	2	7	0 erd								
ROTXR	ROTXR.B Rd	В	-	3	0	rd								
	ROTXR.B #2, Rd	В	-	8	4	p								
	ROTXR.W Rd	8	-	3	-	p								
	ROTXR.W #2, Rd	8	-	3	2	rd								
	ROTXR.L ERd	٦	-	3	3	0 erd								
	ROTXR.L #2, ERd	٦	-	3	7	0 erd								
RTE	RTE	Ι	2	9	7	0								
RTS	RTS	Ι	2	4	7	0								
SHAL	SHAL.B Rd	В	1	0	8	rd								
	SHAL.B #2, Rd	В	-	0	O	p								
	SHAL.W Rd	>	-	0	6	p								
	SHAL.W #2, Rd	>	1	0	D	rd								
	SHAL.L ERd	٦	-	0	Δ	0 erd								
	SHAL.L #2, ERd	_	-	0	ш	0 erd								

Instruc-	Management									In.	struction	Instruction Format	ı,				
tion		Size	1st byte	yte	2nd byte	byte	3rd byte		4th byte	5th	5th byte	6th byte		7th byte	8th byte	9th byte	10th byte
SHAR	SHAR.B Rd	В	-	-	8	rd											
	SHAR.B #2, Rd	В	-	-	O	Þ											
	SHAR.W Rd	8	-	1	6	rd											
	SHAR.W #2, Rd	8	Ψ-	1	O	rd											
	SHAR.L ERd	_	-	-	В	0 erd											
	SHAR.L #2, ERd	_	-	1	ш	0 erd											
SHLL	SHLL.B Rd	В	1	0	0	rd											
	SHLL.B #2, Rd	В	-	0	4	p											
	SHLL.W Rd	≥	-	0	-	5											
	SHLL.W #2, Rd	8	+	0	5	rd											
	SHLL.L ERd	_	-	0	က	0 erd											
	SHLL.L #2, ERd	_	-	0	7	0 erd											
SHLR	SHLR.B Rd	В	+	1	0	rd											
	SHLR.B #2, Rd	В	-	-	4	p											
	SHLR.W Rd	8	+	1	1	rd											
	SHLR.W #2, Rd	>	-	-	2	p											
	SHLR.L ERd	_	-	-	3	0 erd											
	SHLR.L #2, ERd	Г	-	1	7	0 erd											
SLEEP	SLEEP	1	0	1	8	0											
STC	STC.B CCR,Rd	В	0	2	0	rd											
	STC.B EXR,Rd	В	0	7	-	Þ											
	STC.W CCR, @ERd	≥	0	-	4	0	9	9	erd 0								
	STC.W EXR, @ ERd	≥	0	-	4	-	9	9 1	erd 0								
	STC.W CCR, @ (d:16, ERd)	≥	0	-	4	0	9	т	erd 0		disp	۵					
	STC.W EXR, @ (d:16,ERd)	≥	0	-	4	-	9	т	erd 0		disp	۵					
	STC.W CCR, @ (d:32,ERd)	≷	0	-	4	0	7	8	erd 0	9	В	⋖	0		β	disp	
	STC.W EXR, @ (d:32,ERd)	8	0	1	4	-	7	8 0	erd 0	9	В	Α	0		di	disp	
	STC.W CCR, @-ERd	≯	0	-	4	0	9	D 1	erd 0								
	STC.W EXR,@-ERd	≥	0	-	4	-	9	1	1 erd 0								

Instruc-	Moment										Instruction Format	on Format				
tion		Size	1st byte	yte	2nd byte	yte	3rd byte	yte	4th byte	oyte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
STC	STC.W CCR, @aa:16	M	0	1	4	0	9	В	8	0	at	abs				
	STC.W EXR, @ aa:16	>	0	-	4	-	9	В	æ	0	at	abs				
	STC.W CCR, @aa:32	>	0	-	4	0	9	В	A	0		abs	S			
	STC.W EXR, @ aa:32	8	0	-	4	-	9	В	Α	0		abs	Sc			
STM	STM.L(ERn-ERn+1), @-SP	_	0	-	-	0	9	۵	ш	0 em						
	STM.L (ERn-ERn+2), @-SP	_	0	-	2	0	9	٥	ш	0 em						
	STM.L (ERn-ERn+3), @-SP	_	0	-	3	0	9	٥	ш	0 em						
STMAC	STMAC MACH, ERd	_	0	2	8	0 ers										
	STMAC MACL,ERd	_	0	2	က	0 ers										
SUB	SUB.B Rs,Rd	В	-	8	rs	rd										
	SUB.W #xx:16,Rd	>	7	6	က	ā		IMM	5							
	SUB.W Rs,Rd	8	-	6	rs	p										
	SUB.L #xx:32,ERd	_	7	4	8	0 erd				IMM	M					
	SUB.L ERS,ERd	_	-	⋖	1 ers (0 erd										
SUBS	SUBS #1,ERd	_	-	В	0	0 erd										
	SUBS #2,ERd	_	-	В	8	0 erd										
	SUBS #4,ERd	_	-	В	6	0 erd										
SUBX	SUBX #xx:8,Rd	В	В	rd	IMM	N										
	SUBX Rs,Rd	В	-	Е	rs.	r										
TAS	TAS @ERd*2	В	0	-	В	0	7	В	0 erd	ပ						
TRAPA	TRAPA #x:2	T	2	7 0	00 IMM	0										
XOR	XOR.B #xx:8,Rd	В	_	p.	MM	⋝										
	XOR.B Rs,Rd	В	-	2	rs	rd										
	XOR.W #xx:16,Rd	8	7	6	2	rd		IMM	5							
	XOR.W Rs,Rd	>	9	2	হ	Þ										
	XOR.L #xx:32,ERd		7	Α	2	0 erd				IMM	Δ.					
	XOR.L ERS,ERd	_	0	-	ш	0	9	2	0 ers	ers 0 erd						
XORC	XORC #xx:8,CCR	В	0	2	IMM	>										
	XORC #xx:8,EXR	В	0	-	4	-	0	2	M	∑						

Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction. Notes: 1. Bit 7 of the 4th byte of the MOV.L ERs, @ (d:32,ERd) instruction can be either 1 or 0.

Legend:

Absolute address (8, 16, 24, or 32 bits) mmediate data (2, 3, 8, 16, or 32 bits) Ξ abs:

Displacement (8, 16, or 32 bits) disp:

Register field (4 bits specifying an 8-bit or 16-bit register. The symbols rs, rd, and rn correspond to operand symbols Rs, Rd,and Rn.) rs, rd, rn:

Register field (3 bits specifying an address register or 32-bit register. The symbols ers, erd, ern, and erm correspond to operand symbols ERs, ERd, ERn, and ERm.) ers, erd, ern, erm:

The register fields specify general registers as follows.

Address Regist	Address Register 32-Bit Register	16-Bit	16-Bit Bedister	8-Bit	8-Bit Begister
Register Field	General Register	Register Field	General Register	Register Field	General Register
000	ERO	0000	RO	0000	ROH
100	ER1	0001	E.	0001	R1H
•	•	•	•	•	•
•	•	•	•	•	•
•	•	•	•	•	•
111	ER7	0111	R7	0111	R7H
		1000	E0	1000	ROL
		1001	E1	1001	R1L
		•	•	•	•
		•	•	•	•
		•	•	•	•
		1111	E7	1111	R7L

A.3 Operation Code Map

Table A.3 shows the operation code map.

Table A.3 Operation Code Map (1)

Instruction when most significant bit of BH is 0.
Instruction when most significant bit of BH is 1.

2nd byte BH BL

Instruction code

1st byte AH AL

ш	ADDX Table A.3(2)	SUBX Table A.3(2)			BGT BLE	JSR		Table A.3(3)			CMP	SUBX	OR	XOX	AND	MOV
	4	SL			BLT E		MOV									
	MOV	CMP					Ž									
O					BGE	BSR										
В	Table A.3(2)	Table A.3(2)			BMI			EEPMOV								
∢	Table A.3(2)	Table A.3(2)			BPL	JMP	Table A.3(2)									
6	QQ	Table SUB A.3(2)	WOV.B	a.	BVS		>	Table A.3(2)								
80	ADD				BVC	Table A.3(2)		MOV	Q	ADDX						
7	LDC				BEQ	TRAPA	BST / BIST	BLD BILD	ADD							
9	ANDC	AND			BNE	RTE	0	3AND BIAND								
2	XORC	XOR			BCS	BSR	~	3XOR BIXOR								
4	ORC	OR			BCC	DIVXU RTS	OR	BOR BIOR								
ဇ	LDC LDMAC	Table A.3(2)			BLS		H	<u>n</u>								
2	STC **	Table A.3(2)			표	MULXU	0	BCLK								
-	Table A.3(2)	Table A.3(2)			BRN	DIVXU	i i	BNO								
0	NOP	Table A.3(2)			BRA	MULXU	l C	BOE								
A H	0	-	Ø	က	4	2	9	7	80	6	<	В	O	۵	ш	ш

Table A.3 Operation Code Map (2)

AH AL	0	-	2	ю	4	2	9	7	8	6	4	В	O	۵	ш	ш
01	MOV	LDM	$ \cdot $	STM	LDC		MAC*		SLEEP		CLRMAC*		Table A.3(3)	Table A.3(3)	TAS	Table A.3(3)
0A	INC											ADD	Q			
0B	ADDS					NC NC		INC	AD	ADDS				NC NC		NC
OF.	DAA											MOV	۸(
10	SH	SHLL			SHLL			SHLL	SHAL	AL			SHAL			SHAL
11	Ж	SHLR			SHLR			SHLR	SH	SHAR			SHAR			SHAR
12	RO.	ROTXL			ROTXL			ROTXL	ROTL	Ļ			ROTL			ROTL
13	RO.	ROTXR			ROTXR			ROTXR	RO	ROTR			ROTR			ROTR
17) N	NOT		TON		EXTU		EXTU	NEG	Į.		NEG		EXTS		EXTS
14	DEC											าร	SUB			
18	SUBS					DEC		DEC	SUBS	BS				DEC		DEC
1F	DAS											CMP	ΝΡ			
28	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	BGT	BLE
6A	MOV	Table A.3(4)	MOV	Table A.3(4)	MOVFPE*				MOV		MOV		MOVTPE*			
79	MOV	ADD	CMP	SUB	OR	XOR	AND									
7A	MOV	ADD	CMP	SUB	OR	XOR	AND									
-	1 4 4 5 5 5 6															

Note: * Cannot be used in this LSI.

1st byte

2nd byte BH BL

ΑH

Table A.3 **Operation Code Map (3)**

tioi	n Co	od	e M	ap ((3)									
Instruction when most significant bit of DH is 0.	Instruction when most significant bit of DH is 1.		ш											
ificant bit	ificant bit o		В											
most sign	most sign		O											
tion when	tion when		O											
Instruc	— Instruc		В											
N			A											
Į,			6											
			8											
			7					BLD	BST BIST			BLD BILD	BST BIST	
4th byte	DL		9			AND		BAND BIAND				BAND BIAND		
4th	DH		2			XOR		BXOR BIXOR				BXOR BIXOR		
3rd byte	٦ - C		4			OR		BOR BIOR				BOR BIOR		
	BL CH		3		SXAIQ		BTST	BTST			BTST	BTST		
2nd byte	ВН		2	MULXS					BCLR	BCLR			BCLR	BCLR
1st byte	AL		-		DIVXS				BNOT	BNOT			BNOT	BNOT
1st	AH		0	MULXS					BSET	BSET			BSET	BSET
Instruction code			AH AL BH BLCH	01C05	01D05	01F06	7Cr06 *1	7Cr07 *1	7Dr06 *1	7Dr07 *1	7Eaa6 *2	7Eaa7 *2	7Faa6 *2	7Faa7 *2

r is the register specification field. aa is the absolute address specification.

Table A.3 **Operation Code Map (4)**

		 Instruction when most significant bit of FH is 0. Instruction when most significant bit of FH is 1. 	ш				
		ificant bit	ш				
		most sign most sign	٥				
		tion when tion when	O				
		— Instruc — Instruc	В				
			⋖				
6th byte	귙		6				
	Ŧ						
5th byte	딥				9	BIST	
5th	Ŧ				ND BLD BILD	BST	
byte	ОН		9		- \		
4th byte			22		R) (S) (S) (S) (S) (S) (S) (S) (S) (S) (S		
3rd byte	ر ا		4		BOR BX		
ě	S		8	ŀ	<u> </u>		
oyte	В		<u> </u>		<u></u>		
2nd byte	ВН		8			0	5
1st byte	AL		-			TONG	
	AH		0			FIG	
Instruction code			AHALBHBLCHCLDHDLEH	6A10aaaa6*	6A10aaaa7*	6A18aaaa6*	6A18aaaa7*

		Instruction when most significant bit of HH is 0. Instruction when most significant bit of HH is 1.
oyte	로	en most s
8th byte	Ŧ	Instruction when mo Instruction when mo
7th byte	GL	InstrucInstruc
7th	GH	al al
6th byte	긥	
6th I	Æ	
5th byte	EL	
5th	Н	
4th byte	DL	
4th	DH DF	
3rd byte	CL	
3rd	CH	
2nd byte	ВГ	
2nd	BH	
byte	٩F	
1st l	AH	
struction code		

											1					
AHALBHBL FHFLGH	0	-	2	3	4	2	9	7	8	6	A	В	O	O	ш	ш
6A30aaaaaaaa6*				FOTO												
6A30aaaaaaaa7*				010	BOR BIOR	BXOR BIXOR	BOR BXOR BAND BLD BIOR BIXOR BIAND BILD	3LD BILD								
6A38aaaaaaaa6*	F	FOING	0				۱ س	3ST BIST								
6A38aaaaaaaa7*			בן													
Note: * aa is the absolute address specification.	e absolute	address	specificati	on.												

aa is the absolute address specification.

A.4 Number of States Required for Instruction Execution

The tables in this section can be used to calculate the number of states required for instruction execution by the CPU. Table A.5 indicates the number of instruction fetch, data read/write, and other cycles occurring in each instruction. Table A.4 indicates the number of states required for each cycle. The number of states required for execution of an instruction can be calculated from these two tables as follows:

Execution states =
$$I \times S_1 + J \times S_1 + K \times S_K + L \times S_1 + M \times S_M + N \times S_N$$

Examples: Advanced mode, program code and stack located in external memory, on-chip supporting modules accessed in two states with 8-bit bus width, external devices accessed in three states with one wait state and 16-bit bus width.

1. BSET #0, @FFFFC7:8

From table A.5:

$$I = L = 2$$
, $J = K = M = N = 0$

From table A.4:

$$S_{r} = 4$$
, $S_{r} = 2$

Number of states required for execution = $2 \times 4 + 2 \times 2 = 12$

2. JSR @@30

From table A.5:

$$I = J = K = 2$$
, $L = M = N = 0$

From table A.4:

$$S_1 = S_1 = S_K = 4$$

Number of states required for execution = $2 \times 4 + 2 \times 4 + 2 \times 4 = 24$

Table A.4 Number of States per Cycle

				Ac	cess Co	nditions		
		On-Chip	On-Chip S	Supporting		Externa	I Device	
Cycle		Memory	Мо	dule	8-Bit	Bus	16-Bi	t Bus
			8-Bit Bus	16-Bit Bus	2-State Access	3-State Access	2-State Access	3-State Access
Instruction fetch	Sı	1	4	2	4	6 + 2m	2	3 + m
Branch address read	S _J							
Stack operation	S _K							
Byte data access	S _L		2		2	3 + m		
Word data access	S _M		4		4	6 + 2m		
Internal operation	S _N	1	1	1	1	1	1	1

Legend:

m: Number of wait states inserted into external device access

Table A.5 Number of Cycles in Instruction Execution

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
ADD	ADD.B #xx:8,Rd	1					
	ADD.B Rs,Rd	1					
	ADD.W #xx:16,Rd	2					
	ADD.W Rs,Rd	1					
	ADD.L #xx:32,ERd	3					
	ADD.L ERs,ERd	1					
ADDS	ADDS #1/2/4,ERd	1					
ADDX	ADDX #xx:8,Rd	1					
	ADDX Rs,Rd	1					
AND	AND.B #xx:8,Rd	1					
	AND.B Rs,Rd	1					
	AND.W #xx:16,Rd	2					
	AND.W Rs,Rd	1					
	AND.L #xx:32,ERd	3					
	AND.L ERs,ERd	2					
ANDC	ANDC #xx:8,CCR	1					
	ANDC #xx:8,EXR	2					
BAND	BAND #xx:3,Rd	1					
	BAND #xx:3,@ERd	2			1		
	BAND #xx:3,@aa:8	2			1		
	BAND #xx:3,@aa:16	3			1		
	BAND #xx:3,@aa:32	4			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
Всс	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
	BRA d:16 (BT d:16)	2					1
	BRN d:16 (BF d:16)	2					1
	BHI d:16	2					1
	BLS d:16	2					1
	BCC d:16 (BHS d:16)	2					1
	BCS d:16 (BLO d:16)	2					1
	BNE d:16	2					1
	BEQ d:16	2					1
	BVC d:16	2					1
	BVS d:16	2					1
	BPL d:16	2					1
	BMI d:16	2					1
	BGE d:16	2					1
	BLT d:16	2					1
	BGT d:16	2					1
	BLE d:16	2					1
BCLR	BCLR #xx:3,Rd	1					
	BCLR #xx:3,@ERd	2			2		
	BCLR #xx:3,@aa:8	2			2		
	BCLR #xx:3,@aa:16	3			2		
	BCLR #xx:3,@aa:32	4			2		
	BCLR Rn,Rd	1					
	BCLR Rn,@ERd	2			2		
	BCLR Rn,@aa:8	2			2		
	BCLR Rn,@aa:16	3			2		
	BCLR Rn,@aa:32	4			2		

Page 834 of 1126

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
BIAND	BIAND #xx:3,Rd	1					
	BIAND #xx:3,@ERd	2			1		
	BIAND #xx:3,@aa:8	2			1		
	BIAND #xx:3,@aa:16	3			1		
	BIAND #xx:3,@aa:32	4			1		
BILD	BILD #xx:3,Rd	1					
	BILD #xx:3,@ERd	2			1		
	BILD #xx:3,@aa:8	2			1		
	BILD #xx:3,@aa:16	3			1		
	BILD #xx:3,@aa:32	4			1		
BIOR	BIOR #xx:8,Rd	1					
	BIOR #xx:8,@ERd	2			1		
	BIOR #xx:8,@aa:8	2			1		
	BIOR #xx:8,@aa:16	3			1		
	BIOR #xx:8,@aa:32	4			1		
BIST	BIST #xx:3,Rd	1					
	BIST #xx:3,@ERd	2			2		
	BIST #xx:3,@aa:8	2			2		
	BIST #xx:3,@aa:16	3			2		
	BIST #xx:3,@aa:32	4			2		
BIXOR	BIXOR #xx:3,Rd	1					
	BIXOR #xx:3,@ERd	2			1		
	BIXOR #xx:3,@aa:8	2			1		
	BIXOR #xx:3,@aa:16	3			1		
	BIXOR #xx:3,@aa:32	4			1		
BLD	BLD #xx:3,Rd	1					
	BLD #xx:3,@ERd	2			1		
	BLD #xx:3,@aa:8	2			1		
	BLD #xx:3,@aa:16	3			1		
	BLD #xx:3,@aa:32	4			1		

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
BNOT	BNOT #xx:3,Rd	1					
	BNOT #xx:3,@ERd	2			2		
	BNOT #xx:3,@aa:8	2			2		
	BNOT #xx:3,@aa:16	3			2		
	BNOT #xx:3,@aa:32	4			2		
	BNOT Rn,Rd	1					
	BNOT Rn,@ERd	2			2		
	BNOT Rn,@aa:8	2			2		
	BNOT Rn,@aa:16	3			2		
	BNOT Rn,@aa:32	4			2		
BOR	BOR #xx:3,Rd	1					
	BOR #xx:3,@ERd	2			1		
	BOR #xx:3,@aa:8	2			1		
	BOR #xx:3,@aa:16	3			1		
	BOR #xx:3,@aa:32	4			1		
BSET	BSET #xx:3,Rd	1					
	BSET #xx:3,@ERd	2			2		
	BSET #xx:3,@aa:8	2			2		
	BSET #xx:3,@aa:16	3			2		
	BSET #xx:3,@aa:32	4			2		
	BSET Rn,Rd	1					
	BSET Rn,@ERd	2			2		
	BSET Rn,@aa:8	2			2		
	BSET Rn,@aa:16	3			2		
	BSET Rn,@aa:32	4			2		
BSR	BSR d:8	2		2			
	BSR d:16	2		2			1
BST	BST #xx:3,Rd	1					
	BST #xx:3,@ERd	2			2		
	BST #xx:3,@aa:8	2			2		
	BST #xx:3,@aa:16	3			2		
	BST #xx:3,@aa:32	4			2		

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
BTST	BTST #xx:3,Rd	1					
	BTST #xx:3,@ERd	2			1		
	BTST #xx:3,@aa:8	2			1		
	BTST #xx:3,@aa:16	3			1		
	BTST #xx:3,@aa:32	4			1		
	BTST Rn,Rd	1					
	BTST Rn,@ERd	2			1		
	BTST Rn,@aa:8	2			1		
	BTST Rn,@aa:16	3			1		
	BTST Rn,@aa:32	4			1		
BXOR	BXOR #xx:3,Rd	1					
	BXOR #xx:3,@ERd	2			1		
	BXOR #xx:3,@aa:8	2			1		
	BXOR #xx:3,@aa:16	3			1		
	BXOR #xx:3,@aa:32	4			1		
CLRMAC	CLRMAC	1					1*1
CMP	CMP.B #xx:8,Rd	1					
	CMP.B Rs,Rd	1					
	CMP.W #xx:16,Rd	2					
	CMP.W Rs,Rd	1					
	CMP.L #xx:32,ERd	3					
	CMP.L ERs,ERd	1					
DAA	DAA Rd	1					
DAS	DAS Rd	1					
DEC	DEC.B Rd	1					
	DEC.W #1/2,Rd	1					
	DEC.L #1/2,ERd	1					
DIVXS	DIVXS.B Rs,Rd	2					11
	DIVXS.W Rs,ERd	2					19
DIVXU	DIVXU.B Rs,Rd	1					11
	DIVXU.W Rs,ERd	1					19

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
EEPMOV	EEPMOV.B	2			2n+2*2		
	EEPMOV.W	2			2n+2*2		
EXTS	EXTS.W Rd	1					
	EXTS.L ERd	1					
EXTU	EXTU.W Rd	1					
	EXTU.L ERd	1					
INC	INC.B Rd	1					
	INC.W #1/2,Rd	1					
	INC.L #1/2,ERd	1					
JMP	JMP @ERn	2					
	JMP @aa:24	2					1
	JMP @ @aa:8	2	2				1
JSR	JSR @ERn	2		2			
	JSR @aa:24	2		2			1
	JSR @@aa:8	2	2	2			
LDC	LDC #xx:8,CCR	1					
	LDC #xx:8,EXR	2					
	LDC Rs,CCR	1					
	LDC Rs,EXR	1					
	LDC @ERs,CCR	2				1	
	LDC @ERs,EXR	2				1	
	LDC @(d:16,ERs),CCR	3				1	
	LDC @(d:16,ERs),EXR	3				1	
	LDC @(d:32,ERs),CCR	5				1	
	LDC @(d:32,ERs),EXR	5				1	
	LDC @ERs+,CCR	2				1	1
	LDC @ERs+,EXR	2				1	1
	LDC @aa:16,CCR	3				1	
	LDC @aa:16,EXR	3				1	
	LDC @aa:32,CCR	4				1	
	LDC @aa:32,EXR	4				1	

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
LDM	LDM.L @SP+, (ERn-ERn+1)	2		4			1
	LDM.L @SP+, (ERn-ERn+2)	2		6			1
	LDM.L @SP+, (ERn-ERn+3)	2		8			1
LDMAC	LDMAC ERs,MACH	1					1*1
	LDMAC ERs,MACL	1					1*1
MAC	MAC @ERn+,@ERm+	2				2	
MOV	MOV.B #xx:8,Rd	1					
	MOV.B Rs,Rd	1					
	MOV.B @ERs,Rd	1			1		
	MOV.B @(d:16,ERs),Rd	2			1		
	MOV.B @(d:32,ERs),Rd	4			1		
	MOV.B @ERs+,Rd	1			1		1
	MOV.B @aa:8,Rd	1			1		
	MOV.B @aa:16,Rd	2			1		
	MOV.B @aa:32,Rd	3			1		
	MOV.B Rs,@ERd	1			1		
	MOV.B Rs,@(d:16,ERd)	2			1		
	MOV.B Rs,@(d:32,ERd)	4			1		
	MOV.B Rs,@-ERd	1			1		1
	MOV.B Rs,@aa:8	1			1		
	MOV.B Rs,@aa:16	2			1		
	MOV.B Rs,@aa:32	3			1		
	MOV.W #xx:16,Rd	2					
	MOV.W Rs,Rd	1					
	MOV.W @ERs,Rd	1				1	
	MOV.W @(d:16,ERs),Rd	2				1	
	MOV.W @(d:32,ERs),Rd	4				1	
	MOV.W @ERs+,Rd	1				1	1
	MOV.W @aa:16,Rd	2				1	
	MOV.W @aa:32,Rd	3				1	
	MOV.W Rs,@ERd	1				1	

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
MOV	MOV.W Rs,@(d:16,ERd)	2				1	
	MOV.W Rs,@(d:32,ERd)	4				1	
	MOV.W Rs,@-ERd	1				1	1
	MOV.W Rs,@aa:16	2				1	
	MOV.W Rs,@aa:32	3				1	
	MOV.L #xx:32,ERd	3					
	MOV.L ERs,ERd	1					
	MOV.L @ERs,ERd	2				2	
	MOV.L @(d:16,ERs),ERd	3				2	
	MOV.L @(d:32,ERs),ERd	5				2	
	MOV.L @ERs+,ERd	2				2	1
	MOV.L @aa:16,ERd	3				2	
	MOV.L @aa:32,ERd	4				2	
	MOV.L ERs,@ERd	2				2	
	MOV.L ERs,@(d:16,ERd)	3				2	
	MOV.L ERs,@(d:32,ERd)	5				2	
	MOV.L ERs,@-ERd	2				2	1
	MOV.L ERs,@aa:16	3				2	
	MOV.L ERs,@aa:32	4				2	
MOVFPE	MOVFPE @:aa:16,Rd	Can not be u	sed in this	LSI			
MOVTPE	MOVTPE Rs,@:aa:16	_					
MULXS	MULXS.B Rs,Rd	2					2
	MULXS.W Rs,ERd	2					3
MULXU	MULXU.B Rs,Rd	1					2
	MULXU.W Rs,ERd	1					3
NEG	NEG.B Rd	1					
	NEG.W Rd	1					
	NEG.L ERd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
	NOT.W Rd	1					
	NOT.L ERd	1					

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
OR	OR.B #xx:8,Rd	1					
	OR.B Rs,Rd	1					
	OR.W #xx:16,Rd	2					
	OR.W Rs,Rd	1					
	OR.L #xx:32,ERd	3					
	OR.L ERs,ERd	2					
ORC	ORC #xx:8,CCR	1					
	ORC #xx:8,EXR	2					
POP	POP.W Rn	1				1	1
	POP.L ERn	2				2	1
PUSH	PUSH.W Rn	1				1	1
	PUSH.L ERn	2				2	1
ROTL	ROTL.B Rd	1					
	ROTL.B #2,Rd	1					
	ROTL.W Rd	1					
	ROTL.W #2,Rd	1					
	ROTL.L ERd	1					
	ROTL.L #2,ERd	1					
ROTR	ROTR.B Rd	1					
	ROTR.B #2,Rd	1					
	ROTR.W Rd	1					
	ROTR.W #2,Rd	1					
	ROTR.L ERd	1					
	ROTR.L #2,ERd	1					
ROTXL	ROTXL.B Rd	1					
	ROTXL.B #2,Rd	1					
	ROTXL.W Rd	1					
	ROTXL.W #2,Rd	1					
	ROTXL.L ERd	1					
	ROTXL.L #2,ERd	1					

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
ROTXR	ROTXR.B Rd	1					
	ROTXR.B #2,Rd	1					
	ROTXR.W Rd	1					
	ROTXR.W #2,Rd	1					
	ROTXR.L ERd	1					
	ROTXR.L #2,ERd	1					
RTE	RTE	2		2/3*3			1
RTS	RTS	2		2			1
SHAL	SHAL.B Rd	1					
	SHAL.B #2,Rd	1					
	SHAL.W Rd	1					
	SHAL.W #2,Rd	1					
	SHAL.L ERd	1					
	SHAL.L #2,ERd	1					
SHAR	SHAR.B Rd	1					
	SHAR.B #2,Rd	1					
	SHAR.W Rd	1					
	SHAR.W #2,Rd	1					
	SHAR.L ERd	1					
	SHAR.L #2,ERd	1					
SHLL	SHLL.B Rd	1					
	SHLL.B #2,Rd	1					
	SHLL.W Rd	1					
	SHLL.W #2,Rd	1					
	SHLL.L ERd	1					
	SHLL.L #2,ERd	1					
SHLR	SHLR.B Rd	1					
	SHLR.B #2,Rd	1					
	SHLR.W Rd	1					
	SHLR.W #2,Rd	1					
	SHLR.L ERd	1					
	SHLR.L #2,ERd	1					
SLEEP	SLEEP	1					1

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
STC	STC.B CCR,Rd	1					
	STC.B EXR,Rd	1					
	STC.W CCR,@ERd	2				1	
	STC.W EXR,@ERd	2				1	
	STC.W CCR,@(d:16,ERd)	3				1	
	STC.W EXR,@(d:16,ERd)	3				1	
	STC.W CCR,@(d:32,ERd)	5				1	
	STC.W EXR,@(d:32,ERd)	5				1	
	STC.W CCR,@-ERd	2				1	1
	STC.W EXR,@-ERd	2				1	1
	STC.W CCR,@aa:16	3				1	
	STC.W EXR,@aa:16	3				1	
	STC.W CCR,@aa:32	4				1	
	STC.W EXR,@aa:32	4				1	
STM	STM.L (ERn-ERn+1), @-SP	2		4			1
	STM.L (ERn-ERn+2), @-SP	2		6			1
	STM.L (ERn-ERn+3), @-SP	2		8			1
STMAC	STMAC MACH,ERd	1					*1
	STMAC MACL,ERd	1					*1
SUB	SUB.B Rs,Rd	1					
	SUB.W #xx:16,Rd	2					
	SUB.W Rs,Rd	1					
	SUB.L #xx:32,ERd	3					
	SUB.L ERs,ERd	1					
SUBS	SUBS #1/2/4,ERd	1					
SUBX	SUBX #xx:8,Rd	1					
	SUBX Rs,Rd	1					
TAS	TAS @ERd*4	2			2		
TRAPA	TRAPA #x:2	2	2	2/3*3			2

Jun 10, 2010


		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	М	N
XOR	XOR.B #xx:8,Rd	1					
	XOR.B Rs,Rd	1					
	XOR.W #xx:16,Rd	2					
	XOR.W Rs,Rd	1					
	XOR.L #xx:32,ERd	3					
	XOR.L ERs,ERd	2					
XORC	XORC #xx:8,CCR	1					
	XORC #xx:8,EXR	2					

- Notes: 1. An internal operation may require between 0 and 3 additional states, depending on the preceding instruction.
 - 2. When n bytes of data are transferred.
 - 3. 2 when EXR is invalid, 3 when EXR is valid.
 - 4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

A.5 Bus States During Instruction Execution

Table A.6 indicates the types of cycles that occur during instruction execution by the CPU. See table A.4 for the number of states per cycle.

How to Read the Table:



Legend

_	
R:B	Byte-size read
R:W	Word-size read
W:B	Byte-size write
W:W	Word-size write
:M	Transfer of the bus is not performed immediately after this cycle
2nd	Address of 2nd word (3rd and 4th bytes)
3rd	Address of 3rd word (5th and 6th bytes)
4th	Address of 4th word (7th and 8th bytes)
5th	Address of 5th word (9th and 10th bytes)
NEXT	Address of next instruction
EA	Effective address
VEC	Vector address

Figure A.1 shows timing waveforms for the address bus and the \overline{RD} , \overline{HWR} , and \overline{LWR} signals during execution of the above instruction with an 8-bit bus, using three-state access with no wait states.




Figure A.1 Address Bus, \overline{RD} , \overline{HWR} , and \overline{LWR} Timing (8-Bit Bus, Three-State Access, No Wait States)

Table A.6 Instruction Execution Cycles

		• 1	•••	•	•	11.5		uc	•••	,11		100	·	110	11	v,		C																			
6																																					
8																																					
7																																					
9																																					
2																						R:W:M NEXT															
4																					R:W:M NEXT	R:B EA															
ဇ					R:W NEXT									R:W NEXT					R:W:M NEXT	R:W:M NEXT	R:B EA	R:W 4th															
2			R:W NEXT		R:W 3rd							R:W NEXT		R:W 3rd	R:W NEXT		R:W NEXT		R:B EA	R:B EA	R:W 3rd	R:W 3rd	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA
-	R:W NEXT	R:W NEXT	R:W 2nd	R:W NEXT	R:W 2nd	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT
Instruction	ADD.B #xx:8,Rd	ADD.B Rs,Rd	ADD.W #xx:16,Rd	ADD.W Rs,Rd	ADD.L #xx:32,ERd	ADD.L ERs,ERd	ADDS #1/2/4,ERd	ADDX #xx:8,Rd	ADDX Rs,Rd	AND.B #xx:8,Rd	AND.B Rs,Rd	AND.W #xx:16,Rd	AND.W Rs,Rd	AND.L #xx:32,ERd	AND.L ERs,ERd	ANDC #xx:8,CCR	ANDC #xx:8,EXR	BAND #xx:3,Rd	BAND #xx:3,@ERd	BAND #xx:3,@aa:8	BAND #xx:3,@aa:16	BAND #xx:3,@aa:32	BRA d:8 (BT d:8)	BRN d:8 (BF d:8)	BHI d:8	BLS d:8	BCC d:8 (BHS d:8)	BCS d:8 (BLO d:8)	BNE d:8	BEQ d:8	BVC d:8	BVS d:8	BPL d:8	BMI d:8	BGE d:8	BLT d:8	BGT d:8

Instruction	F	2	8	4	5	9	7	8	6
BLE d:8	R:W NEXT	R:W EA							
BRA d:16 (BT d:16)	R:W 2nd	Internal operation, 1 state	R:W EA						
BRN d:16 (BF d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BHI d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BLS d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BCC d:16 (BHS d:16)	R:W 2nd	Internal operation, 1 state	R:W EA						
BCS d:16 (BLO d:16)	R:W 2nd	Internal operation, 1 state	R:W EA						
BNE d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BEQ d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BVC d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BVS d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BPL d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BMI d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BGE d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BLT d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BGT d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BLE d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BCLR #xx:3,Rd	R:W NEXT								
BCLR #xx:3, @ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR #xx:3, @aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BCLR #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA				

Instruction	-	0	က	4	5	9	7	8	6
BCLR #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT W:B EA	W:B EA			
BCLR Rn,Rd	R:W NEXT								
BCLR Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BCLR Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BIAND #xx:3,Rd	R:W NEXT								
BIAND #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIAND #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIAND #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIAND #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BILD #xx:3,Rd	R:W NEXT								
BILD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BILD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BILD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BILD #xx:3, @ aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BIOR #xx:3,Rd	R:W NEXT								
BIOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIOR #xx:3, @ aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BIST #xx:3,Rd	R:W NEXT								
BIST #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BIST #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BIST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA				
BIST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT W:B EA	W:B EA			
BIXOR #xx:3,Rd	R:W NEXT								
BIXOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIXOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIXOR #xx:3, @ aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIXOR #xx:3, @ aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BLD #xx:3,Rd	R:W NEXT								
BLD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BLD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BLD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BLD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BNOT #xx:3,Rd	R:W NEXT								

Instruction	-	2	ဇ	4	2	9	7	8	6
BNOT #xx:3, @ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT #xx:3, @aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BNOT #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BNOT #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT W:B EA	W:B EA			
BNOT Rn,Rd	R:W NEXT								
BNOT Rn, @ ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BNOT Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BOR #xx:3,Rd	R:W NEXT								
BOR #xx:3, @ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BOR #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BOR #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BOR #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BSET #xx:3,Rd	R:W NEXT								
BSET #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BSET #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BSET #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BSET Rn,Rd	R:W NEXT								
BSET Rn, @ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET Rn, @aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BSET Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BSR d:8	R:W NEXT	R:W EA	W:W:M stack (H) W:W stack (L)	W:W stack (L)					
BSR d:16	R:W 2nd	Internal operation,	R:W EA	W:W:M stack (H) W:W stack (L)	W:W stack (L)				
		1 state							
BST #xx:3,Rd	R:W NEXT								
BST #xx:3, @ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BST #xx:3, @aa:8	R:W 2nd	R:B:M EA	X	W:B EA					
BST #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BST #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BTST #xx:3,Rd	R:W NEXT								
BTST #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						

Instruction	-	2	ဧ	4	2	9	7	8	6
BTST #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BTST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BTST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BTST Rn,Rd	R:W NEXT								
BTST Rn,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BTST Rn,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BTST Rn,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BTST Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BXOR #xx:3,Rd	R:W NEXT								
BXOR #xx:3, @ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BXOR #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BXOR #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BXOR #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
CLRMAC	R:W NEXT	Internal operation							
		1 state							
CMP.B #xx:8,Rd	R:W NEXT								
CMP.B Rs,Rd	R:W NEXT								
CMP.W #xx:16,Rd	R:W 2nd	R:W NEXT							
CMP.W Rs,Rd	R:W NEXT								
CMP.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
CMP.L ERS,ERd	R:W NEXT								
DAA Rd	R:W NEXT								
DAS Rd	R:W NEXT								
DEC.B Rd	R:W NEXT								
DEC.W #1/2,Rd	R:W NEXT								
DEC.L #1/2,ERd	R:W NEXT								
DIVXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation, 11 states	tion, 11 states					
DIVXS.W Rs, ERd	R:W 2nd	R:W NEXT	Internal operation, 19 states	tion, 19 states					
DIVXU.B Rs,Rd	R:W NEXT	Internal opera	Internal operation, 11 states						
DIVXU.W Rs, ERd	R:W NEXT	Internal opera	Internal operation, 19 states						
EEPMOV.B	R:W 2nd	R:B EAs*1	R:B EAd*1	R:B EAs*2	W:B EAd*2	R:W NEXT			
EEPMOV.W	R:W 2nd	R:B EAs*1	R:B EAd*1	R:B EAs*2	W:B EAd*2	R:W NEXT			
EXTS.W Rd	R:W NEXT			← Repeated n times*2	n times $^{*2} \rightarrow$				
EXTS.L ERd	R:W NEXT								
EXTU.W Rd	R:W NEXT								
EXTU.L ERd	R:W NEXT								
INC.B Rd	R:W NEXT								

Jun 10, 2010

Instruction	-	2	က	4	2	9	7	8	6
INC.W #1/2,Rd	R:W NEXT								
INC.L #1/2,ERd	R:W NEXT								
JMP @ERn	R:W NEXT	R:W EA							
JMP @aa:24	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
JMP @@aa:8	R:W NEXT	R:W:M aa:8	R:W aa:8	Internal operation, 1 state	R:W EA				
JSR @ERn	R:W NEXT	R:W EA	W:W:M stack (H) W:W stack (L)	W:W stack (L)					
JSR @aa:24	R:W 2nd	Internal operation, 1 state	R:W EA	W:W:M stack (H) W:W stack (L)	W:W stack (L)				
JSR @@aa:8	R:W NEXT	R:W:M aa:8	R:W aa:8	W:W:M stack (H) W:W stack (L)	W:W stack (L)	R:W EA			
LDC #xx:8,CCR	R:W NEXT								
LDC #xx:8,EXR	R:W 2nd	R:W NEXT							
LDC Rs,CCR	R:W NEXT								
LDC Rs, EXR	R:W NEXT								
LDC @ERs,CCR	R:W 2nd	R:W NEXT	R:W EA						
LDC @ERs,EXR	R:W 2nd	R:W NEXT	R:W EA						
LDC @(d:16,ERs),CCR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @(d:16,ERs),EXR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @(d:32,ERs),CCR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA			
LDC @(d:32,ERs),EXR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA			
LDC @ERs+,CCR	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W EA					
LDC @ERs+,EXR	R:W 2nd	R:W NEXT	Internal operation, R:W EA	R:W EA					
			l state						
LDC @aa:16,CCR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @aa:16,EXR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @aa:32,CCR	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA				
LDC @aa:32,EXR	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA				
LDM.L @SP+, (ERn-ERn+1)	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	R:W:M stack (H)*3 R:W stack (L)*3	R:W stack (L)*3				
LDM.L @SP+,(ERn-ERn+2)	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W:M stack (H)*3 R:W stack (L)*3	R:W stack (L)*3				
LDM.L @SP+,(ERn-ERn+3)	R:W 2nd	R:W NEXT	Internal operation, 1 state	Internal operation, R:W:M stack (H)*3 R:W stack (L)*3 1 state	R:W stack (L)*3				
LDMAC ERS,MACH	R:W NEXT	Internal operation, 1 state		←Repeated n times *3→	*3 ⁺				

_																																					
6																																					
8																																					
7																																					
9																																					
2								R:B EA								W:B EA										R:W EA							W:W EA				
4			R:W EAm					R:W NEXT					R:B EA			R:W NEXT					W:B EA					R:W NEXT				R:B EA			R:W NEXT				W:W EA
ဧ			R:W EAh				R:B EA	R:W 4th	R:B EA			R:B EA	R:W NEXT		W:B EA	R:W 4th	W:B EA			W:B EA	R:W NEXT				R:W EA	R:W 4th	R:W EA		R:W EA	R:W NEXT		W:W EA	R:E 4th	W:W EA		W:W EA	R:W NEXT
2	Internal operation,	1 state	R:W NEXT			R:B EA	R:W NEXT	R:W 3rd	Internal operation, R:B EA	1 state	R:B EA	R:W NEXT	R:W 3rd	W:B EA	R:W NEXT	R:W 3rd	Internal operation, W:B EA	1 state	W:B EA	R:W NEXT	R:W 3rd	R:W NEXT		R:W EA	R:W NEXT	R:W 3rd	Internal operation, R:W EA	1 state	R:W NEXT	R:W 3rd	W:W EA	R:W NEXT	R:W 3rd	Internal operation, W:W EA	1 state	R:W NEXT	R:W 3rd
-	R:W NEXT		R:W 2nd	R:W NEXT	R:W NEXT	R:W NEXT	R:W 2nd	R:W 2nd	R:W NEXT		R:W NEXT	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W NEXT		R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W NEXT	R:W 2nd	R:W 2nd	R:W NEXT		R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W NEXT		R:W 2nd	R:W 2nd
Instruction	LDMAC ERS,MACL		MAC @ERn+, @ERm+	MOV.B #xx:8,Rd	MOV.B Rs,Rd	MOV.B @ERs,Rd	MOV.B @ (d:16,ERs),Rd	MOV.B @ (d:32,ERs),Rd	MOV.B @ERs+,Rd		MOV.B @aa:8,Rd	MOV.B @aa:16,Rd	MOV.B @aa:32,Rd	MOV.B Rs, @ERd	MOV.B Rs, @(d:16,ERd)	MOV.B Rs, @(d:32,ERd)	MOV.B Rs, @-ERd		MOV.B Rs, @aa:8	MOV.B Rs, @aa:16	MOV.B Rs, @aa:32	MOV.W #xx:16,Rd	MOV.W Rs,Rd	MOV.W @ERs,Rd	MOV.W @(d:16,ERs),Rd	MOV.W @(d:32,ERs),Rd	MOV.W @ERs+, Rd		MOV.W @aa:16,Rd	MOV.W @aa:32,Rd	MOV.W Rs, @ERd	MOV.W Rs, @(d:16,ERd)	MOV.W Rs, @(d:32,ERd)	MOV.W Rs, @-ERd		MOV.W Rs,@aa:16	MOV.W Rs,@aa:32

Page 853 of 1126

Instruction	-	2	ဇ	4	2	9	7	8	6
MOV.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
MOV.L ERS,ERd	R:W NEXT								
MOV.L @ERS,ERd	R:W 2nd	R:W:M NEXT	R:W:M EA	R:W EA+2					
MOV.L @(d:16,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA	R:W EA+2				
MOV.L @(d:32,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W:M 4th	R:W 5th	R:W NEXT	R:W:M EA	R:W EA+2		
MOV.L @ERs+,ERd	R:W 2nd	R:W:M NEXT	Internal operation,	R:W:M EA	R:W EA+2				
			1 state						
MOV.L @aa:16,ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA	R:W EA+2				
MOV.L @aa:32,ERd	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT	R:W:M EA	R:W EA+2			
MOV.L ERs, @ ERd	R:W 2nd	R:W:M NEXT	W:W:M EA	W:W EA+2					
MOV.L ERs, @ (d:16, ERd)	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA	W:W EA+2				
MOV.L ERs, @ (d:32,ERd)	R:W 2nd	R:W:M 3rd	R:W:M 4th	R:W 5th	R:W NEXT	W:W:M EA	W:W EA+2		
MOV.L ERs, @-ERd	R:W 2nd	R:W:M NEXT	Internal operation,	W:W:M EA	W:W EA+2				
			1 state						
MOV.L ERs, @aa:16	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA	W:W EA+2				
MOV.L ERs,@aa:32	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT	W:W:M EA	W:W EA+2			
MOVFPE @aa:16,Rd	Cannot be used in this LSI	ed in this LSI							
MOVTPE Rs, @ aa:16								•	
MULXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation, 2 states	on, 2 states					
MULXS.W Rs, ERd	R:W 2nd	R:W NEXT	Internal operation, 3 states	on, 3 states					
MULXU.B Rs,Rd	R:W NEXT	Internal operation, 2 states	on, 2 states						
MULXU.W Rs, ERd	R:W NEXT	Internal operation, 3 states	on, 3 states						
NEG.B Rd	R:W NEXT								
NEG.W Rd	R:W NEXT								
NEG.L ERd	R:W NEXT								
NOP	R:W NEXT								
NOT.B Rd	R:W NEXT								
NOT.W Rd	R:W NEXT								
NOT.L ERd	R:W NEXT								
OR.B #xx:8,Rd	R:W NEXT								
OR.B Rs,Rd	R:W NEXT								
OR.W #xx:16,Rd	R:W 2nd	R:W NEXT							
OR.W Rs,Rd	R:W NEXT								
OR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
OR.L ERs, ERd	R:W 2nd	R:W NEXT							
ORC #xx:8,CCR	R:W NEXT								
ORC #xx:8,EXR	R:W 2nd	R:W NEXT							

Instruction	-	2	ဇ	4	2	9	7	80	6
POP.W Rn	R:W NEXT	Internal operation, R:W EA 1 state	R:W EA						
POP.L ERn	R:W 2nd	R:W:M NEXT	Internal operation, R:W:M EA 1 state	R:W:M EA	R:W EA+2				
PUSH.W Rn	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA						
PUSH.L ERn	R:W 2nd	R:W:M NEXT	Internal operation, W:W:M EA 1 state	W:W:M EA	W:W EA+2				
ROTL.B Rd	R:W NEXT								
ROTL.B #2,Rd	R:W NEXT								
ROTL.W Rd	R:W NEXT								
ROTL.W #2,Rd	R:W NEXT								
ROTL.L ERd	R:W NEXT								
ROTL.L #2,ERd	R:W NEXT								
ROTR.B Rd	R:W NEXT								
ROTR.B #2,Rd	R:W NEXT								
ROTR.W Rd	R:W NEXT								
ROTR.W #2,Rd	R:W NEXT								
ROTR.L ERd	R:W NEXT								
ROTR.L #2,ERd	R:W NEXT								
ROTXL.B Rd	R:W NEXT								
ROTXL.B #2,Rd	R:W NEXT								
ROTXL.W Rd	R:W NEXT								
ROTXL.W #2,Rd	R:W NEXT								
ROTXL.L ERd	R:W NEXT								
ROTXL.L #2,ERd	R:W NEXT								
ROTXR.B Rd	R:W NEXT								
ROTXR.B #2,Rd	R:W NEXT								
ROTXR.W Rd	R:W NEXT								
ROTXR.W #2,Rd	R:W NEXT								
ROTXR.L ERd	R:W NEXT								
ROTXR.L #2,ERd	R:W NEXT								
RTE	R:W NEXT	R:W stack (EXR)	R:W stack (H)	R:W stack (L)	peration,	R:W*4			
RTS	R:W NEXT	R:W:M stack (H)	R:W stack (L) 1 state	Internal operation,	R:W*4				
SHAL.B Rd	R:W NEXT								

Instruction	-	2	8	4	2	9	7	8	6
SHAL.B #2,Rd	R:W NEXT								
SHAL.W Rd	R:W NEXT								
SHAL.W #2,Rd	R:W NEXT								
SHAL.L ERd	R:W NEXT								
SHAL.L #2,ERd	R:W NEXT								
SHAR.B Rd	R:W NEXT								
SHAR.B #2,Rd	R:W NEXT								
SHAR.W Rd	R:W NEXT								
SHAR.W #2,Rd	R:W NEXT								
SHAR.L ERd	R:W NEXT								
SHAR.L #2,ERd	R:W NEXT								
SHLL.B Rd	R:W NEXT								
SHLL.B #2,Rd	R:W NEXT								
SHLL.W Rd	R:W NEXT								
SHLL.W #2,Rd	R:W NEXT								
SHLL.L ERd	R:W NEXT								
SHLL.L #2,ERd	R:W NEXT								
SHLR.B Rd	R:W NEXT								
SHLR.B #2,Rd	R:W NEXT								
SHLR.W Rd	R:W NEXT								
SHLR.W #2,Rd	R:W NEXT								
SHLR.L ERd	R:W NEXT								
SHLR.L #2,ERd	R:W NEXT								
SLEEP	R:W NEXT	Internal operation:M							
STC CCR,Rd	R:W NEXT								
STC EXR,Rd	R:W NEXT								
STC CCR, @ ERd	R:W 2nd	R:W NEXT	W:W EA						
STC EXR, @ERd	R:W 2nd	R:W NEXT	W:W EA						
STC CCR, @ (d:16, ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC EXR,@(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC CCR, @ (d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA			
STC EXR, @ (d:32, ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA			
STC CCR, @-ERd	R:W 2nd	R:W NEXT	Internal operation,	W:W EA					
			1 state						
STC EXR, @-ERd	R:W 2nd	R:W NEXT	Internal operation, W:W EA	W:W EA					
010 OTO	D.W. 25.2	D.W.0,W.	D-W NEVT	V - W - W					
SICCCH, @ da: 16	H:W ZNG	H.W Srd	Т	W:W EA					
STC EXR,@aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					

Instruction	-	2	8	4	2	9	7	8	6
STC CCR, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
STC EXR, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
STM.L(ERn-ERn+1),@-SP	R:W 2nd	R:W:M NEXT		Internal operation, $\left. $ W:W:M stack (H) $^{*3} \right $ W:W stack (L) *3 1 state	W:W stack (L)*3				
STM.L(ERn-ERn+2),@-SP	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	W:W:M stack (H)*3 W:W stack (L)*3	W:W stack (L)*3				
STM.L(ERn-ERn+3),@-SP	R:W 2nd	R:W:M NEXT		Internal operation, W:W:M stack (H)^{*3} W:W stack (L)^{*3} 1 state	W:W stack (L)*3				
STMAC MACH, ERd	R:W NEXT								
STMAC MACL, ERd	R:W NEXT								
SUB.B Rs, Rd	R:W NEXT								
SUB.W #xx:16,Rd	R:W 2nd	R:W NEXT							
SUB.W Rs,Rd	R:W NEXT								
SUB.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
SUB.L ERs,ERd	R:W NEXT								
SUBS #1/2/4,ERd	R:W NEXT								
SUBX #xx:8,Rd	R:W NEXT								
SUBX Rs,Rd	R:W NEXT								
TAS @ERd*8	R:W 2nd	R:W NEXT	R:B:M EA	W:B EA					
TRAPA #x:2	R:W NEXT	Internal operation,	W:W stack (L)	W:W stack (H)	W:W stack (EXR) R:W:M VEC	R:W:M VEC	R:W VEC+2	Internal operation, R:W*7	R:W*7
		1 state						1 state	
XOR.B #xx8,Rd	R:W NEXT								
XOR.B Rs,Rd	R:W NEXT								
XOR.W #xx:16,Rd	R:W 2nd	R:W NEXT							
XOR.W Rs,Rd	R:W NEXT								
XOR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
XOR.L ERS, ERd	R:W 2nd	R:W NEXT							
XORC #xx:8,CCR	R:W NEXT								
XORC #xx:8,EXR	R:W 2nd	R:W NEXT							

		(((
Instruction	_	2	က	4	2	9		œ	6
Reset exception handling	R:W VEC	R:W VEC+2	R:W VEC+2 Internal operation, R:W*5	R:W*5					
			1 state						
Interrupt exception handling	R:W*6	Internal operation, W	W:W stack (L)	W:W stack (H)	W:W stack (EXR)	R:W:M VEC	W:W stack (H) W:W stack (EXR) R:W:M VEC R:W VEC+2 Internal operation, R:W*7	Internal operation,	R:W*7
		1 state						1 state	

EAs is the contents of ER5. Notes:

EAs is the contents of ER5. EAd is the contents of ER6. Both registers are incremented by 1 after execution of the instruction. n is the initial

EAd is the contents of ER6.

Repeated two times to save or restore two registers, three times for three registers, or four times for four registers. value of R4L or R4. If n = 0, these bus cycles are not executed.

Start address after return. ю 4 го о

Start address of the program.

Prefetch address, equal to two plus the PC value pushed onto the stack. In recovery from sleep mode or software standby mode the read operation is replaced by an internal operation.

Start address of the interrupt-handling routine.

Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

A.6 Condition Code Modification

This section indicates the effect of each CPU instruction on the condition code. The notation used in the table is defined below.

- Si The i-th bit of the source operand
- Di The i-th bit of the destination operand
- Ri The i-th bit of the result
- Dn The specified bit in the destination operand
- Not affected
- 1 Modified according to the result of the instruction (see definition)
- 0 Always cleared to 0
- 1 Always set to 1
- * Undetermined (no guaranteed value)
- Z' Z flag before instruction execution
- C' C flag before instruction execution

Table A.7 **Condition Code Modification**

Instruction	н	N	z	٧	С	Definition
ADD	\$	‡	‡	‡	\$	$H = Sm-4 \cdot Dm-4 + Dm-4 \cdot \overline{Rm-4} + Sm-4 \cdot \overline{Rm-4}$
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$
						$V = Sm \cdot Dm \cdot \overline{Rm} + \overline{Sm} \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot Dm + Dm \cdot \overline{Rm} + Sm \cdot \overline{Rm}$
ADDS	_	_	_	_	_	
ADDX	1	‡	‡	‡	\$	$H = Sm-4 \cdot Dm-4 + Dm-4 \cdot \overline{Rm-4} + Sm-4 \cdot \overline{Rm-4}$
						N = Rm
						$Z = Z' \cdot \overline{Rm} \cdot \dots \cdot \overline{R0}$
						$V = Sm \cdot Dm \cdot \overline{Rm} + \overline{Sm} \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot Dm + Dm \cdot \overline{Rm} + Sm \cdot \overline{Rm}$
AND	_	\$	‡	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \cdots \cdot \overline{R0}$
ANDC	\$	\$	\$	\$	‡	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.
BAND	_	_	_	_	‡	$C = C' \cdot Dn$
Bcc	_	_	_	_	_	
BCLR	_	_	_	_	_	
BIAND	_	_	_	_	‡	$C = C' \cdot \overline{Dn}$
BILD	_	_	_	_	‡	C = Dn
BIOR		_	_	_	‡	$C = C' + \overline{Dn}$
BIST	_	_	_	_	_	
BIXOR	_	_	_	_	‡	$C = C' \cdot Dn + \overline{C'} \cdot \overline{Dn}$
BLD	_	_	_	_	\$	C = Dn
BNOT	_	_	_	_	_	
BOR	_	_	_	_	\$	C = C' + Dn
BSET	_	_	_	_	_	
BSR	_	_	_	_	_	
BST	_	_	_	_	_	
BTST	_	_	‡	_	_	$Z = \overline{Dn}$
BXOR	_	_	_	_	‡	$C = C' \cdot \overline{Dn} + \overline{C'} \cdot Dn$
CLRMAC	_	_	_	_	_	

Instruction	Н	N	Z	٧	С	Definition
CMP	‡	‡	‡	‡	‡	$H = Sm-4 \cdot \overline{Dm-4} + \overline{Dm-4} \cdot Rm-4 + Sm-4 \cdot Rm-4$
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$
DAA	*	‡	‡	*	‡	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C: decimal arithmetic carry
DAS	*	‡	‡	*	‡	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$
						C: decimal arithmetic borrow
DEC	_	\$	‡	‡	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						$V = Dm \cdot \overline{Rm}$
DIVXS	_	‡	‡	_	_	$N = Sm \cdot \overline{Dm} + \overline{Sm} \cdot Dm$
						$Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \dots \cdot \overline{S0}$
DIVXU	_	‡	‡	_	_	N = Sm
						$Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \dots \cdot \overline{S0}$
EEPMOV	_	_	_	_	_	
EXTS	_	‡	‡	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
EXTU	_	0	‡	0	_	$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
INC	_	‡	‡	‡	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Dm} \cdot Rm$
JMP	_	_	_	_	_	
JSR	_	_	_	_	_	
LDC	‡	‡	‡	\$	‡	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.
LDM	_	_	_	_	_	
LDMAC	_	_	_	_	_	
MAC	_	_	_	_	_	

Instruction	н	N	Z	٧	С	Definition
MOV	_	‡	‡	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
MOVFPE						Can not be used in this LSI
MOVTPE	_					
MULXS	_	‡	‡	_	_	N = R2m
						$Z = \overline{R2m} \cdot \overline{R2m-1} \cdot \cdots \cdot \overline{R0}$
MULXU	_	_	_	_	_	
NEG	‡	‡	‡	‡	\$	H = Dm-4 + Rm-4
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$
						$V = Dm \cdot Rm$
						C = Dm + Rm
NOP	_	_	_	_	_	
NOT	_	‡	‡	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \cdots \cdot \overline{R0}$
OR	_	‡	‡	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$
ORC	‡	‡	‡	‡	‡	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.
POP	_	‡	‡	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$
PUSH	_	‡	‡	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \cdots \cdot \overline{R0}$
ROTL	_	‡	‡	0	‡	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$
						C = Dm (1-bit shift) or $C = Dm-1$ (2-bit shift)
ROTR	_	‡	1	0	\$	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \cdots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)

Instruction	н	N	Z	٧	С	Definition
ROTXL	_	‡	‡	0	‡	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C = Dm (1-bit shift) or C = Dm-1 (2-bit shift)
ROTXR	_	‡	‡	0	‡	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
RTE	‡	‡	‡	‡	1	Stores the corresponding bits of the result.
RTS	_	_	_	_	_	
SHAL	_	‡	‡	‡	‡	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Dm \cdot Dm - 1 + \overline{Dm} \cdot \overline{Dm - 1}} $ (1-bit shift)
						$V = \overline{Dm \cdot Dm - 1 \cdot Dm - 2 \cdot \overline{Dm} \cdot \overline{Dm - 1} \cdot \overline{Dm - 2}} (2-bit shift)$
						C = Dm (1-bit shift) or $C = Dm-1$ (2-bit shift)
SHAR	_	‡	‡	0	‡	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
SHLL	_	‡	‡	0	‡	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C = Dm (1-bit shift) or C = Dm-1 (2-bit shift)
SHLR	_	0	‡	0	‡	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
SLEEP	_	_	_	_	_	
STC	_	_	_	_	_	
STM	_	_	_	_	_	
STMAC	_	‡	‡	\$	_	N = 1 if MAC instruction resulted in negative value in MAC register
						Z = 1 if MAC instruction resulted in zero value in MAC register
						V = 1 if MAC instruction resulted in overflow

Instruction	Н	N	Z	٧	С	Definition
SUB	‡	‡	‡	‡	‡	$H = Sm-4 \cdot \overline{Dm-4} + \overline{Dm-4} \cdot Rm-4 + Sm-4 \cdot Rm-4$
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$
						$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$
SUBS	_	_	_	_	_	
SUBX	‡	‡	‡	‡	\$	$H = Sm-4 \cdot \overline{Dm-4} + \overline{Dm-4} \cdot Rm-4 + Sm-4 \cdot Rm-4$
						N = Rm
						$Z = Z' \cdot \overline{Rm} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$
TAS	_	‡	‡	0	_	N = Dm
						$Z = \overline{Dm} \cdot \overline{Dm} - 1 \cdot \cdots \cdot \overline{D0}$
TRAPA	_	_	_	_	_	
XOR	_	\$	1	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \cdots \cdot \overline{R0}$
XORC	1	‡	‡	‡	\$	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.

Appendix B Internal I/O Register

B.1 Address

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'EBC0 to	MRA	SM1	SM0	DM1	DM0	MD1	MD0	DTS	Sz	DTC	8/16/32*
H'EFBF	MRB	CHNE	DISEL	_	_	_	_	_	_	_	
	SAR									_	
										_	
	DAR									_	
										_ _	
	CRA									_	
	CRB									_	
H'F800	MCR	MCR7	_	MCR5	_	_	MCR2	MCR1	MCR0	HCAN	8/16
H'F801	GSR	_	_	_	_	GSR3	GSR2	GSR1	GSR0	_	
H'F802	BCR	BCR7	BCR6	BCR5	BCR4	BCR3	BCR2	BCR1	BCR0		
H'F803		BCR15	BCR14	BCR13	BCR12	BCR11	BCR10	BCR9	BCR8		
H'F804	MBCR	MBCR7	MBCR6	MBCR5	MBCR4	MBCR3	MBCR2	MBCR1	_		
H'F805	_	MBCR15	MBCR14	MBCR13	MBCR12	MBCR11	MBCR10	MBCR9	MBCR8		
H'F806	TXPR	TXPR7	TXPR6	TXPR5	TXPR4	TXPR3	TXPR2	TXPR1	_		
H'F807		TXPR15	TXPR14	TXPR13	TXPR12	TXPR11	TXPR10	TXPR9	TXPR8		
H'F808	TXCR	TXCR7	TXCR6	TXCR5	TXCR4	TXCR3	TXCR2	TXCR1	_		
H'F809	_	TXCR15	TXCR14	TXCR13	TXCR12	TXCR11	TXCR10	TXCR9	TXCR8		
H'F80A	TXACK	TXACK7	TXACK6	TXACK5	TXACK4	TXACK3	TXACK2	TXACK1	_		
H'F80B		TXACK15	TXACK14	TXACK13	TXACK12	TXACK11	TXACK10	TXACK9	TXACK8		
H'F80C	ABACK	ABACK7	ABACK6	ABACK5	ABACK4	ABACK3	ABACK2	ABACK1	_		
H'F80D	-	ABACK15	ABACK14	ABACK13	ABACK12	ABACK11	ABACK10	ABACK9	ABACK8		
H'F80E	RXPR	RXPR7	RXPR6	RXPR5	RXPR4	RXPR3	RXPR2	RXPR1	RXPR0		
H'F80F		RXPR15	RXPR14	RXPR13	RXPR12	RXPR11	RXPR10	RXPR9	RXPR8	•	
H'F810	RFPR	RFPR7	RFPR6	RFPR5	RFPR4	RFPR3	RFPR2	RFPR1	RFPR0		
H'F811		RFPR15	RFPR14	RFPR13	RFPR12	RFPR11	RFPR10	RFPR9	RFPR8		

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'F812	IRR	IRR7	IRR6	IRR5	IRR4	IRR3	IRR2	IRR1	IRR0	HCAN	8/16
H'F813	_	_	_	_	IRR12	_	_	IRR9	IRR8	_	
H'F814	MBIMR	MBIMR7	MBIMR6	MBIMR5	MBIMR4	MBIMR3	MBIMR2	MBIMR1	MBIMR0	_	
H'F815	_	MBIMR15	MBIMR14	MBIMR13	MBIMR12	MBIMR11	MBIMR10	MBIMR9	MBIMR8	_	
H'F816	IMR	IMR7	IMR6	IMR5	IMR4	IMR3	IMR2	IMR1	_	_	
H'F817	_	_	_	_	IMR12	_	_	IMR9	IMR8	_	
H'F818	REC									_	
H'F819	TEC									_	
H'F81A	UMSR	UMSR7	UMSR6	UMSR5	UMSR4	UMSR3	UMSR2	UMSR1	UMSR0	_	
H'F81B		UMSR15	UMSR14	UMSR13	UMSR12	UMSR11	UMSR10	UMSR9	UMSR8	_	
H'F81C	LAFML	LAFML7	LAFML6	LAFML5	LAFML4	LAFML3	LAFML2	LAFML1	LAFML0	_	
H'F81D		LAFML15	LAFML14	LAFML13	LAFML12	LAFML11	LAFML10	LAFML9	LAFML8	_	
H'F81E	LAFMH	LAFMH7	LAFMH6	LAFMH5		_	_	LAFMH1	LAFMH0	_	
-										=	
H'F81F		LAFMH15	LAFMH14	LAFMH13	LAFMH12	LAFMH11	LAFMH10	LAFMH9	LAFMH8	_	
H'F820	MC0[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	_	
H'F821	MC0[2]	_	_	_	_	_	_	_	_	_	
H'F822	MC0[3]	_	_	_	_	_	_	_	_	_	
H'F823	MC0[4]	_								_	
H'F824	MC0[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F825	MC0[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3		
H'F826	MC0[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F827	MC0[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	
H'F828	MC1[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	_	
H'F829	MC1[2]	_	_	_	_	_	_	_	_	_	
H'F82A	MC1[3]	_	_	_	_	_	_	_	_	_	
H'F82B	MC1[4]	_	_	_	_	_	_	_	_	_	
H'F82C	MC1[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F82D	MC1[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	_	
H'F82E	MC1[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F82F	MC1[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	
H'F830	MC2[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	_	
H'F831	MC2[2]	_	_	_	_	_	_	_	_	_	
H'F832	MC2[3]	_	_	_	_	_	_	_	_	_	
H'F833	MC2[4]	_	_	_	_	_	_	_	_	_	
H'F834	MC2[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	=	
H'F835	MC2[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	=	
H'F836	MC2[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F837	MC2[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'F838	MC3[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	HCAN	8/16
H'F839	MC3[2]	_	_	_	_	_	_	_	_	_	
H'F83A	MC3[3]	_	_	_	_	_	_	_	_	_	
H'F83B	MC3[4]	_	_	_	_	_	_	_	_	_	
H'F83C	MC3[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F83D	MC3[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	_	
H'F83E	MC3[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F83F	MC3[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	
H'F840	MC4[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	_	
H'F841	MC4[2]	_	_	_	_	_	_	_	_	_	
H'F842	MC4[3]	_	_	_	_	_	_	_	_	_	
H'F843	MC4[4]	_	_	_	_	_	_	_	_	_	
H'F844	MC4[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F845	MC4[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	_	
H'F846	MC4[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F847	MC4[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	
H'F848	MC5[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	_	
H'F849	MC5[2]	_	_	_	_	_	_	_	_	=	
H'F84A	MC5[3]	_	_	_	_	_	_	_	_	=	
H'F84B	MC5[4]	_	_	_	_	_	_	_	_	=	
H'F84C	MC5[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F84D	MC5[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	_	
H'F84E	MC5[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F84F	MC5[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	
H'F850	MC6[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	_	
H'F851	MC6[2]	_	_	_	_	_	_	_	_	_	
H'F852	MC6[3]	_	_	_	_	_	_	_	_	_	
H'F853	MC6[4]	_	_	_	_	_	_	_	_	_	
H'F854	MC6[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F855	MC6[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	=	
H'F856	MC6[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	=	
H'F857	MC6[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	=	
H'F858	MC7[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	=	
H'F859	MC7[2]	_	_	_	_	_	_	_	_	=	
H'F85A	MC7[3]	_	_	_	_	_	_	_	_	=	
H'F85B	MC7[4]	_	_	_	_	_	_	_	_	-	
H'F85C	MC7[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	-	
H'F85D	MC7[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	-	
H'F85E	MC7[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	-	
H'F85F	MC7[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	-	

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'F860	MC8[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	HCAN	8/16
H'F861	MC8[2]	_	_	_	_	_	_	_	_	_	
H'F862	MC8[3]	_	_	_	_	_	_	_	_	_	
H'F863	MC8[4]	_	_	_	_	_	_	_	_	_	
H'F864	MC8[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F865	MC8[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	_	
H'F866	MC8[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F867	MC8[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	
H'F868	MC9[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	_	
H'F869	MC9[2]	_	_	_	_	_	_	_	_	_	
H'F86A	MC9[3]	_	_	_	_	_	_	_	_	_	
H'F86B	MC9[4]	_	_	_	_	_	_	_	_	_	
H'F86C	MC9[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F86D	MC9[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	_	
H'F86E	MC9[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F86F	MC9[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	
H'F870	MC10[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	_	
H'F871	MC10[2]	_	_	_	_	_	_	_	_	_	
H'F872	MC10[3]	_	_	_	_	_	_	_	_	_	
H'F873	MC10[4]	_	_	_	_	_	_	_	_	_	
H'F874	MC10[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F875	MC10[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	_	
H'F876	MC10[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F877	MC10[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	
H'F878	MC11[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	_	
H'F879	MC11[2]	_	_	_	_	_	_	_	_	_	
H'F87A	MC11[3]	_	=	_	_	=	_	_	_	_	
H'F87B	MC11[4]	_	=	_	_	=	_	_	_	_	
H'F87C	MC11[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F87D	MC11[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	_	
H'F87E	MC11[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F87F	MC11[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	
H'F880	MC12[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	_	
H'F881	MC12[2]	_	_	_	_	=	_	_	_	_	
H'F882	MC12[3]	_	_	_	_	_	_	_	_	_	
H'F883	MC12[4]	_	_	_	_	_	_	_	_	_	
H'F884	MC12[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F885	MC12[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	_	
H'F886	MC12[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F887	MC12[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'F888	MC13[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	HCAN	8/16
H'F889	MC13[2]	_	_	_	_	_	_	_	_	_	
H'F88A	MC13[3]	_	_	_	_	_	_	_	_	_	
H'F88B	MC13[4]	_	_	_	_	_	_	_	_	_	
H'F88C	MC13[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F88D	MC13[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	_	
H'F88E	MC13[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F88F	MC13[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	
H'F890	MC14[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	_	
H'F891	MC14[2]	_	_	_	_	_	_	_	_	_	
H'F892	MC14[3]	_	_	_	_	_	_	_	_	_	
H'F893	MC14[4]	_	_	_	_	_	_	_	_	_	
H'F894	MC14[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F895	MC14[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	_	
H'F896	MC14[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F897	MC14[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	
H'F898	MC15[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	_	
H'F899	MC15[2]	_	_	_	_	_	_	_	_	_	
H'F89A	MC15[3]	_	_	_	_	_	_	_	_	_	
H'F89B	MC15[4]	_	_	_	_	_	_	_	_	_	
H'F89C	MC15[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	_	EXD_ID17	EXD_ID16	_	
H'F89D	MC15[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3	_	
H'F89E	MC15[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	_	
H'F89F	MC15[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	_	
H'F8B0	MD0[1]	MSG_DATA	A_1 (8 bits)							_	
H'F8B1	MD0[2]	MSG_DATA	A_2 (8 bits)							_	
H'F8B2	MD0[3]	MSG_DATA	A_3 (8 bits)							_	
H'F8B3	MD0[4]	MSG_DATA	A_4 (8 bits)							_	
H'F8B4	MD0[5]	MSG_DATA	A_5 (8 bits)							_	
H'F8B5	MD0[6]	MSG_DATA	A_6 (8 bits)							_	
H'F8B6	MD0[7]	MSG_DATA	A_7 (8 bits)							=	
H'F8B7	MD0[8]	MSG_DATA	A_8 (8 bits)							=	
H'F8B8	MD1[1]	MSG_DATA	A_1 (8 bits)							_	
H'F8B9	MD1[2]	MSG_DATA	A_2 (8 bits)							_	
H'F8BA	MD1[3]	MSG_DATA	A_3 (8 bits)							_	
H'F8BB	MD1[4]	MSG_DATA	A_4 (8 bits)							_	
H'F8BC	MD1[5]	MSG_DATA	A_5 (8 bits)							_	
H'F8BD	MD1[6]	MSG_DATA	A_6 (8 bits)							_	
H'F8BE	MD1[7]	MSG_DATA	A_7 (8 bits)							_	
H'F8BF	MD1[8]	MSG_DATA	A_8 (8 bits)								

Address	Register Name	Bit 7 E	3it 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'F8C0	MD2[1]	MSG_DATA_	1 (8 bits)							HCAN	8/16
H'F8C1	MD2[2]	MSG_DATA_	2 (8 bits)								
H'F8C2	MD2[3]	MSG_DATA_	3 (8 bits)								
H'F8C3	MD2[4]	MSG_DATA_	4 (8 bits)								
H'F8C4	MD2[5]	MSG_DATA_	5 (8 bits)								
H'F8C5	MD2[6]	MSG_DATA_	6 (8 bits)								
H'F8C6	MD2[7]	MSG_DATA_	7 (8 bits)							_	
H'F8C7	MD2[8]	MSG_DATA_	8 (8 bits)							_	
H'F8C8	MD3[1]	MSG_DATA_	1 (8 bits)							_	
H'F8C9	MD3[2]	MSG_DATA_	2 (8 bits)							_	
H'F8CA	MD3[3]	MSG_DATA_	3 (8 bits)							_	
H'F8CB	MD3[4]	MSG_DATA_	4 (8 bits)							_	
H'F8CC	MD3[5]	MSG_DATA_	5 (8 bits)							_	
H'F8CD	MD3[6]	MSG_DATA_	6 (8 bits)							_	
H'F8CE	MD3[7]	MSG_DATA_	7 (8 bits)							_	
H'F8CF	MD3[8]	MSG_DATA_	8 (8 bits)							_	
H'F8D0	MD4[1]	MSG_DATA_	1 (8 bits)							_	
H'F8D1	MD4[2]	MSG_DATA_	2 (8 bits)								
H'F8D2	MD4[3]	MSG_DATA_	3 (8 bits)							_	
H'F8D3	MD4[4]	MSG_DATA_	4 (8 bits)							_	
H'F8D4	MD4[5]	MSG_DATA_	5 (8 bits)							_	
H'F8D5	MD4[6]	MSG_DATA_	6 (8 bits)							_	
H'F8D6	MD4[7]	MSG_DATA_	7 (8 bits)							_	
H'F8D7	MD4[8]	MSG_DATA_	8 (8 bits)							_	
H'F8D8	MD5[1]	MSG_DATA_	1 (8 bits)							_	
H'F8D9	MD5[2]	MSG_DATA_	2 (8 bits)							_	
H'F8DA	MD5[3]	MSG_DATA_	3 (8 bits)							_	
H'F8DB	MD5[4]	MSG_DATA_	4 (8 bits)							_	
H'F8DC	MD5[5]	MSG_DATA_	5 (8 bits)							_	
H'F8DD	MD5[6]	MSG_DATA_	6 (8 bits)							_	
H'F8DE	MD5[7]	MSG_DATA_	7 (8 bits)							_	
H'F8DF	MD5[8]	MSG_DATA_	8 (8 bits)							_	
H'F8E0	MD6[1]	MSG_DATA_	1 (8 bits)							_	
H'F8E1	MD6[2]	MSG_DATA_	2 (8 bits)							_	
H'F8E2	MD6[3]	MSG_DATA_	3 (8 bits)							_	
H'F8E3	MD6[4]	MSG_DATA_	4 (8 bits)								
H'F8E4	MD6[5]	MSG_DATA_	5 (8 bits)								
H'F8E5	MD6[6]	MSG_DATA_	6 (8 bits)								
H'F8E6	MD6[7]	MSG_DATA_	7 (8 bits)								
H'F8E7	MD6[8]	MSG_DATA_	8 (8 bits)								

Address	Register Name	Bit 7 Bit	6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'F8E8	MD7[1]	MSG_DATA_1 (8 bits)							HCAN	8/16
H'F8E9	MD7[2]	MSG_DATA_2 (8 bits)								
H'F8EA	MD7[3]	MSG_DATA_3 (8 bits)								
H'F8EB	MD7[4]	MSG_DATA_4 (8 bits)							-	
H'F8EC	MD7[5]	MSG_DATA_5 (8 bits)								
H'F8ED	MD7[6]	MSG_DATA_6 (8 bits)								
H'F8EE	MD7[7]	MSG_DATA_7 (8 bits)								
H'F8EF	MD7[8]	MSG_DATA_8 (8 bits)								
H'F8F0	MD8[1]	MSG_DATA_1 (8 bits)							-	
H'F8F1	MD8[2]	MSG_DATA_2 (8 bits)								
H'F8F2	MD8[3]	MSG_DATA_3 (8 bits)							-	
H'F8F3	MD8[4]	MSG_DATA_4 (8 bits)							-	
H'F8F4	MD8[5]	MSG_DATA_5 (8 bits)							-	
H'F8F5	MD8[6]	MSG_DATA_6 (8 bits)							-	
H'F8F6	MD8[7]	MSG_DATA_7 (8 bits)							-	
H'F8F7	MD8[8]	MSG_DATA_8 (8 bits)							-	
H'F8F8	MD9[1]	MSG_DATA_1 (8 bits)							-	
H'F8F9	MD9[2]	MSG_DATA_2 (8 bits)							-	
H'F8FA	MD9[3]	MSG_DATA_3 (8 bits)							-	
H'F8FB	MD9[4]	MSG_DATA_4 (8 bits)								
H'F8FC	MD9[5]	MSG_DATA_5 (8 bits)								
H'F8FD	MD9[6]	MSG_DATA_6 (8 bits)								
H'F8FE	MD9[7]	MSG_DATA_7 (8 bits)								
H'F8FF	MD9[8]	MSG_DATA_8 (8 bits)								
H'F900	MD10[1]	MSG_DATA_1 (8 bits)								
H'F901	MD10[2]	MSG_DATA_2 (8 bits)								
H'F902	MD10[3]	MSG_DATA_3 (8 bits)								
H'F903	MD10[4]	MSG_DATA_4 (8 bits)								
H'F904	MD10[5]	MSG_DATA_5 (8 bits)								
H'F905	MD10[6]	MSG_DATA_6 (8 bits)								
H'F906	MD10[7]	MSG_DATA_7 (8 bits)								
H'F907	MD10[8]	MSG_DATA_8 (8 bits)							-	
H'F908	MD11[1]	MSG_DATA_1 (8 bits)							•	
H'F909	MD11[2]	MSG_DATA_2 (8 bits)							•	
H'F90A	MD11[3]	MSG_DATA_3 (8 bits)								
H'F90B	MD11[4]	MSG_DATA_4 (8 bits)								
H'F90C	MD11[5]	MSG_DATA_5 (8 bits)								
H'F90D	MD11[6]	MSG_DATA_6 (8 bits)								
H'F90E	MD11[7]	MSG_DATA_7 (8 bits)							•	
H'F90F	MD11[8]	MSG_DATA_8 (8 bits)		-		-	-	-		

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'F910	MD12[1]	MSG_DA	TA_1 (8 bits)							HCAN	8/16
H'F911	MD12[2]	MSG_DA	TA_2 (8 bits)							_	
H'F912	MD12[3]	MSG_DA	TA_3 (8 bits)							_	
H'F913	MD12[4]	MSG_DA	TA_4 (8 bits)								
H'F914	MD12[5]	MSG_DA	TA_5 (8 bits)								
H'F915	MD12[6]	MSG_DA	TA_6 (8 bits)								
H'F916	MD12[7]	MSG_DA	TA_7 (8 bits)								
H'F917	MD12[8]	MSG_DA	TA_8 (8 bits)								
H'F918	MD13[1]	MSG_DA	TA_1 (8 bits)								
H'F919	MD13[2]	MSG_DA	TA_2 (8 bits)								
H'F91A	MD13[3]	MSG_DA	TA_3 (8 bits)								
H'F91B	MD13[4]	MSG_DA	TA_4 (8 bits)							_	
H'F91C	MD13[5]	MSG_DA	TA_5 (8 bits)							_	
H'F91D	MD13[6]	MSG_DA	TA_6 (8 bits)							_	
H'F91E	MD13[7]	MSG_DA	TA_7 (8 bits)								
H'F91F	MD13[8]	MSG_DA	TA_8 (8 bits)								
H'F920	MD14[1]	MSG_DA	TA_1 (8 bits)								
H'F921	MD14[2]	MSG_DA	TA_2 (8 bits)								
H'F922	MD14[3]	MSG_DA	TA_3 (8 bits)								
H'F923	MD14[4]	MSG_DA	TA_4 (8 bits)								
H'F924	MD14[5]	MSG_DA	TA_5 (8 bits)								
H'F925	MD14[6]	MSG_DA	TA_6 (8 bits)								
H'F926	MD14[7]	MSG_DA	TA_7 (8 bits)								
H'F927	MD14[8]	MSG_DA	TA_8 (8 bits)								
H'F928	MD15[1]	MSG_DA	TA_1 (8 bits)								
H'F929	MD15[2]	MSG_DA	TA_2 (8 bits)								
H'F92A	MD15[3]	MSG_DA	TA_3 (8 bits)							<u></u>	
H'F92B	MD15[4]	MSG_DA	TA_4 (8 bits)							<u></u>	
H'F92C	MD15[5]	MSG_DA	TA_5 (8 bits)								
H'F92D	MD15[6]	MSG_DA	TA_6 (8 bits)								
H'F92E	MD15[7]	MSG_DA	TA_7 (8 bits)								
H'F92F	MD15[8]	MSG_DA	TA_8 (8 bits)								

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FC00	PWCR1	_	_	IE	CMF	CST	CKS2	CKS1	CKS0	Motor	8
H'FC02	PWOCR1	OE1H	OE1G	OE1F	OE1E	OE1D	OE1C	OE1B	OE1A	control PWM	
H'FC04	PWPR1	OPS1H	OPS1G	OPS1F	OPS1E	OPS1D	OPS1C	OPS1B	OPS1A	timer 1	
H'FC06	PWCYR1		_	_	_	_	_			-	16
H'FC08	PWBFR1A	_	_	_	OTS	_	_	DT9	DT8	_	
		DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0	_	
H'FC0A	PWBFR1C	_	_	_	OTS	_	_	DT9	DT8	_	
		DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0	_	
H'FC0C	PWBFR1E	_	_	_	OTS	_	_	DT9	DT8	_	
		DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0	_	
H'FC0E	PWBFR1G	_	_	_	OTS	_	_	DT9	DT8		
		DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0		
H'FC10	PWCR2	_	_	IE	CMF	CST	CKS2	CKS1	CKS0	Motor	8
H'FC12	PWOCR2	OE2H	OE2G	OE2F	OE2E	OE2D	OE2C	OE2B	OE2A	control PWM	
H'FC14	PWPR2	OPS2H	OPS2G	OPS2F	OPS2E	OPS2D	OPS2C	OPS2B	OPS2A	timer 2	
H'FC16	PWCYR2		_	_	_	_	_			- -	16
H'FC18	PWBFR2A	_	_	_	TDS	_	_	DT9	DT8	_	
		DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0	_	
H'FC1A	PWBFR2B	_	_	_	TDS	_	_	DT9	DT8		
		DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0		
H'FC1C	PWBFR2C	_	_	_	TDS	_	_	DT9	DT8		
		DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0		
H'FC1E	PWBFR2D	_	_	_	TDS	_	_	DT9	DT8		
		DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0	_	
H'FC20	PHDDR	PH7DDR	PH6DDR	PH5DDR	PH4DDR	PH3DDR	PH2DDR	PH1DDR	PH0DDR	PORT	8
H'FC21	PJDDR	PJ7DDR	PJ6DDR	PJ5DDR	PJ4DDR	PJ3DDR	PJ2DDR	PJ1DDR	PJ0DDR	_	
H'FC22	PKDDR	PK7DDR	PK6DDR	_	_	_	_	_	_	_	
H'FC24	PHDR	PH7DR	PH6DR	PH5DR	PH4DR	PH3DR	PH2DR	PH1DR	PH0DR	_	
H'FC25	PJDR	PJ7DR	PJ6DR	PJ5DR	PJ4DR	PJ3DR	PJ2DR	PJ1DR	PJ0DR	_	
H'FC26	PKDR	PK7DR	PK6DR	_	_	_	_	_	_	_	
H'FC28	PORTH	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0	_	
H'FC29	PORTJ	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0		

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FC2A	PORTK	PK7	PK6	_	_	_	_	_	_	PORT	8
H'FC30	LPCR	DTS1	DTS0	CMX	_	SGS3	SGS2	SGS1	SGS0	LCDC	8
H'FC31	LCR	_	PSW	ACT	DISP	CKS3	CKS2	CKS1	CKS0	_	
H'FC32	LCR2	LCDAB	_	_	_	_	_	_	_	<u> </u>	
H'FC40 to H'FC53	LCDRAM									_	
H'FC60	MSTPCRD	MSTPD7	MSTPD6	_	_	_	_	_	_	SYSTEM	8
H'FC62	Reserved										
H'FC64	Reserved										
H'FDD8	Reserved										
H'FDD9	Reserved									_	
H'FDDA	Reserved									_	
H'FDDB	Reserved									_	
H'FDDC	Reserved									=	
H'FDDD	Reserved									=	
H'FDDE	Reserved									<u> </u>	
H'FDE4	SBYCR	SSBY	STS2	STS1	STS0	OPE	_	_	_	SYSTEM	8
H'FDE5	SYSCR	MACS	_	INTM1	INTM0	NMIEG	_	_	RAME	_	
H'FDE6	SCKCR	PSTOP	_	_	_	STCS	SCK2	SCK1	SCK0	_	
H'FDE7	MDCR	_	_	_	_	_	MDS2	MDS1	MDS0	_	
H'FDE8	MSTPCRA	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0	_	
H'FDE9	MSTPCRB	MSTPB7	MSTPB6	_	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0	_	
H'FDEA	MSTPCRC	MSTPC7	_	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0	_	
H'FDEB	PFCR	_	_	_	_	AE3	AE2	AE1	AE0	_	
H'FDEC	LPWRCR	DTON	LSON	NESEL	SUBSTP	RFCUT	_	STC1	STC0	_	
H'FE00	BARA	_	_	_	_	_	_	_	_	PBC	32
H'FE01	_	BAA23	BAA22	BAA21	BAA20	BAA19	BAA18	BAA17	BAA16	_	
H'FE02	_	BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAA9	BAA8	_	
H'FE03	_	BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA1	BAA0	<u> </u>	
H'FE04	BARB	_	_	_	_	_	_	_	_	_	
H'FE05	_	BAA23	BAA22	BAA21	BAA20	BAA19	BAA18	BAA17	BAA16	_	
H'FE06	_	BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAA9	BAA8	_	
H'FE07	_	BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA1	BAA0	_	
H'FE08	BCRA	CMFA	CDA	BAMRA2	BAMRA1	BAMRA0	CSELA1	CSELA0	BIEA	_	8
H'FE09	BCRB	CMFB	CDB	BAMRB2	BAMRB1	BAMRB0	CSELB1	CSELB0	BIEB	_	
H'FE12	ISCRH	_	_	_	_	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA	INT	8
H'FE13	ISCRL	IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA	_	
H'FE14	IER	_	_	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	_	
H'FE15	ISR	_	_	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	_	

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FE16	DTCERA	DTCEA7	DTCEA6	DTCEA5	DTCEA4	DTCEA3	DTCEA2	DTCEA1	DTCEA0	DTC	8
H'FE17	DTCERB	DTCEB7	DTCEB6	DTCEB5	DTCEB4	DTCEB3	DTCEB2	DTCEB1	DTCEB0	=	
H'FE18	DTCERC	DTCEC7	DTCEC6	DTCEC5	DTCEC4	DTCEC3	DTCEC2	DTCEC1	DTCEC0	_	
H'FE19	DTCERD	DTCED7	DTCED6	DTCED5	DTCED4	DTCED3	DTCED2	DTCED1	DTCED0	_	
H'FE1A	DTCERE	DTCEE7	DTCEE6	DTCEE5	DTCEE4	DTCEE3	DTCEE2	DTCEE1	DTCEE0	_	
H'FE1B	DTCERF	DTCEF7	DTCEF6	DTCEF5	DTCEF4	DTCEF3	DTCEF2	DTCEF1	DTCEF0	_	
H'FE1C	DTCERG	DTCEG7	DTCEG6	DTCEG5	DTCEG4	DTCEG3	DTCEG2	DTCEG1	DTCEG0	_	
H'FE1E	DTCERI	DTCEI7	DTCEI6	DTCEI5	DTCEI4	DTCEI3	DTCEI2	DTCEI1	DTCEI0	_	
H'FE1F	DTVECR	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0	=	
H'FE26	PCR	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CMS0	PPG	8
H'FE27	PMR	G3INV	G2INV	G1INV	GOINV	G3NOV	G2NOV	G1NOV	GONOV	-	· ·
H'FE28	NDERH	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8	_	
H'FE29	NDERL	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0	_	
H'FE2A	PODRH	POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8	=	
H'FE2B	PODRL	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0	_	
H'FE2C	NDRH	NDR15	NDR14	NDR13	NDR12			NDR9	NDR8	_	
						NDR11	NDR10			_	
H'FE2D	NDRL	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0	_	
H'FE2E	NDRH	_	_	_	_	NDR11	NDR10	NDR9	NDR8	_	
H'FE2F	NDRL	_	_	_	_	NDR3	NDR2	NDR1	NDR0		_
H'FE30	P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	PORT	8
H'FE30	P2DDR	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR	_	
H'FE32	P3DDR	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR	_	
H'FE34	P5DDR	_				_	P52DDR	P51DDR	P50DDR	_	
H'FE39	PADDR	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR	_	
H'FE3A	PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	_	
H'FE3B	PCDDR	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR	_	
H'FE3C	PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR	_	
H'FE3D	PEDDR	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR	_	
H'FE3E	PFDDR	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	_	PF0DDR	<u></u>	
H'FE40	PAPCR	PA7PCR	PA6PCR	PA5PCR	PA4PCR	PA3PCR	PA2PCR	PA1PCR	PA0PCR		
H'FE41	PBPCR	PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR	PB0PCR		
H'FE42	PCPCR	PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR		
H'FE43	PDPCR	PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR	_	
H'FE44	PEPCR	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR	_	
H'FE46	P3ODR	P37ODR	P36ODR	P35ODR	P34ODR	P33ODR	P32ODR	P31ODR	P30ODR	_	
H'FE47	PAODR	PA7ODR	PA6ODR	PA5ODR	PA4ODR	PA3ODR	PA2ODR	PA10DR	PA0ODR	_	
H'FE48	PBODR	PB7ODR	PB6ODR	PB5ODR	PB4ODR	PB3ODR	PB2ODR	PB10DR	PB0ODR	=	
H'FE49	PCODR	PC7ODR	PC6ODR	PC5ODR	PC4ODR	PC3ODR	PC2ODR	PC10DR	PC0ODR	_	

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FE80	TCR3	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU3	8/16
H'FE81	TMDR3	_	_	BFB	BFA	MD3	MD2	MD1	MD0	_	
H'FE82	TIOR3H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FE83	TIOR3L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	_	
H'FE84	TIER3	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	_	
H'FE85	TSR3	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	_	
H'FE86	TCNT3										
H'FE87	_	-									
H'FE88	TGR3A										
H'FE89	_	-									
H'FE8A	TGR3B										
H'FE8B	_									_	
H'FE8C	TGR3C									_	
H'FE8D	_									_	
H'FE8E	TGR3D									_	
H'FE8F	_	-								_	
H'FE90	TCR4	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU4	8/16
H'FE91	TMDR4	_	_	_	_	MD3	MD2	MD1	MD0	_	
H'FE92	TIOR4	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FE94	TIER4	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_	
H'FE95	TSR4	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_	
H'FE96	TCNT4									_	
H'FE97	_									_	
H'FE98	TGR4A									_	
H'FE99	_									_	
H'FE9A	TGR4B									_	
H'FE9B	_									_	
H'FEA0	TCR5	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU5	8/16
H'FEA1	TMDR5	_	_	_	_	MD3	MD2	MD1	MD0	_	
H'FEA2	TIOR5	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FEA4	TIER5	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_	
H'FEA5	TSR5	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_	
H'FEA6	TCNT5									_	
H'FEA7	_	-								_	
H'FEA8	TGR5A										
H'FEA9	_									_	
H'FEAA	TGR5B										
H'FEAB	=									_	
H'FEB0	TSTR	_	_	CST5	CST4	CST3	CST2	CST1	CST0	TPU All	8
H'FEB1	TSYR	_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	_	

	Register									Module	Data Bus
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Name	Width
H'FEC0	IPRA	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	INT	8
H'FEC1	IPRB	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	(*: H8S/2648,	
H'FEC2	IPRC	_	_	_	_	_	IPR2	IPR1	IPR0	— поз/2046, H8S/2648R	,
H'FEC3	IPRD	_	IPR6	IPR5	IPR4	_	_	_	_	H8S/2647)	
H'FEC4	IPRE	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
H'FEC5	IPRF	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
H'FEC6	IPRG	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
H'FEC7	IPRH	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
H'FEC9	IPRJ	_	_	_	_	_	IPR2	IPR1	IPR0	_	
H'FECA	IPRK	_	IPR6	IPR5	IPR4	_	IPR2*	IPR1*	IPR0*	_	
H'FECC	IPRM	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
H'FECE	reserved									_	
H'FED0	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	Bus	8
H'FED1	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	- controller	
H'FED2	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	_	
H'FED3	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	_	
H'FED4	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	_	_	_	_	
H'FED5	BCRL	_	_	_	_	_	_	WDBE	WAITE	_	
H'FEDB	RAMER	_	_	_	_	RAMS	RAM2	RAM1	RAM0	ROM	8
H'FF00	P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	PORT	8
H'FF01	P2DR	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR	_	
H'FF02	P3DR	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR	_	
H'FF04	P5DR	_	_	_	_	_	P52DR	P51DR	P50DR	_	
H'FF09	PADR	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR	PA0DR	_	
H'FF0A	PBDR	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR	_	
H'FF0B	PCDR	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR	_	
H'FF0C	PDDR	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR	_	
H'FF0D	PEDR	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR	_	
H'FF0E	PFDR	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	_	PF0DR		


Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FF10	TCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU0	8/16
H'FF11	TMDR0	_	_	BFB	BFA	MD3	MD2	MD1	MD0		
H'FF12	TIOR0H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FF13	TIOR0L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0		
H'FF14	TIER0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA		
H'FF15	TSR0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA		
H'FF16	TCNT0										
H'FF17	_										
H'FF18	TGR0A										
H'FF19	_										
H'FF1A	TGR0B										
H'FF1B	_										
H'FF1C	TGR0C										
H'FF1D	_										
H'FF1E	TGR0D										
H'FF1F	_										
H'FF20	TCR1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU1	8/16
H'FF21	TMDR1	_	_	_	_	MD3	MD2	MD1	MD0		
H'FF22	TIOR1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FF24	TIER1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA		
H'FF25	TSR1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA		
H'FF26	TNCT1										
H'FF27	_									_	
H'FF28	TGR1A										
H'FF29	_									_	
H'FF2A	TGR1B									_	
H'FF2B	_									_	
H'FF30	TCR2	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU2	8/16
H'FF31	TMDR2	_	_	_	_	MD3	MD2	MD1	MD0	_	
H'FF32	TIOR2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FF34	TIER2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_	
H'FF35	TSR2	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_	
H'FF36	TCNT2									_	
H'FF37	_									_	
H'FF38	TGR2A									_	
H'FF39	_									_	
H'FF3A	TGR2B									_	
H'FF3B	_									_	

	Register									Module	Data Bus
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Name	Width
H'FF74 (read/write	TCSR0	OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0	WDT	8
H'FF75 (read)	TCNT0										
H'FF76	_	_	_	_	_	_	_	_	_		
H'FF77	RSTCSR0	WOVF	RSTE	_	_	_	_	_	_		
H'FF78	SMR0	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI0/	8
	SMR0	GM	BLK	PE	O/E	BCP1	BCP0	CKS1	CKS0	smart car interface	
H'FF79	BRR0										
H'FF7A	SCR0	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0		
H'FF7B	TDR0										
H'FF7C	SSR0	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT		
	SSR0	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT		
H'FF7D	RDR0										
H'FF7E	SCMR0	_	_	_	_	SDIR	SINV	_	SMIF		
H'FF80	SMR1	C/Ā	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI1/	8
	SMR1	GM	BLK	PE	O/E	BCP1	BCP0	CKS1	CKS0	smart car interface	
H'FF81	BRR1										
H'FF82	SCR1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0		
H'FF83	TDR1										
H'FF84	SSR1	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT		
	SSR1	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT		
H'FF85	RDR1										
H'FF86	SCMR1	_	_	_	_	SDIR	SINV	_	SMIF		

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FF88	SMR2	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI2/	
H'FF88	SMR2	GM	BLK	PE	O/E	BCP1	BCP0	CKS1	CKS0	msmart card interface 2	
H'FF89	BRR2									(H8S/2648,	
H'FF8A	SCR2	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	— H8S/2648R, H8S/2647)	
H'FF8B	TDR2									_	
H'FF8C	SSR2	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	_	
H'FF8C	SSR2	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT	_	
H'FF8D	SDR2									_	
H'FF8E	SCMR2	_	_	_	_	SDIR	SINV	_	SMIF	_	
H'FF90	ADDRAH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D	8
H'FF91	ADDRAL	AD1	AD0	_	_	_	_	_	_	_	
H'FF92	ADDRBH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_	
H'FF93	ADDRBL	AD1	AD0	_	_	_	_	_	_	_	
H'FF94	ADDRCH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_	
H'FF95	ADDRCL	AD1	AD0	_	_	_	_	_	_	_	
H'FF96	ADDRDH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_	
H'FF97	ADDRDL	AD1	AD0	_	_	_	_	_	_	_	
H'FF98	ADCSR	ADF	ADIE	ADST	SCAN	CH3	CH2	CH1	CH0	_	
H'FF99	ADCR	TRGS1	TRGS0	_	_	CKS1	CKS0	_	_	_	
H'FFA2 (read/write	TCSR1	OVF	WT/IT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0	WDT1	8
H'FFA3 (read)	TCNT1										
H'FFA8	FLMCR1	FWE	SWE	ESU	PSU	EV	PV	Е	Р	ROM	8
H'FFA9	FLMCR2	FLER	_	_	_	_	_	_	_	_	
H'FFAA	EBR1	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0		
H'FFAB	EBR2	_	_	_	_	_	_	EB9	EB8		
H'FFAC	FLPWCR	PDWND	_	_	_	_	_	_	_		
H'FFB0	PORT1	P17	P16	P15	P14	P13	P12	P11	P10	PORT	8
H'FFB1	PORT2	P27	P26	P25	P24	P23	P22	P21	P20		
H'FFB2	PORT3	P37	P36	P35	P34	P33	P32	P31	P30		
H'FFB3	PORT4	P47	P46	P45	P44	P43	P42	P41	P40	_	
H'FFB4	PORT5	_	_	_	_	_	P52	P51	P50	_	
H'FFB8	PORT9	P97	P96	P95	P94	P93	P92	P91	P90	_	
H'FFB9	PORTA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	_	
H'FFBA	PORTB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	_	
H'FFBB	PORTC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	_	
H'FFBC	PORTD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	_	
H'FFBD	PORTE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0	_	
H'FFBE	PORTF	PF7	PF6	PF5	PF4	PF3	PF2	_	PF0		


Note: * These registers are in the on-chip RAM area. When the DTC is accessed as register information, the data-bus width becomes 32 bits and is otherwise 8 or 16 bits.

B.2 Functions



MRA—DTC Mode Register A H'EBC0-H'EFBF DTC 2 Bit 7 6 5 3 4 1 0 SM1 SM0 DM1 DM₀ DTS MD1 MD0 Sz Undefined Undefined Undefined Undefined Undefined Undefined Undefined Initial value Read/Write DTC Data Transfer Size Byte-size transfer Word-size transfer **DTC Transfer Mode Select** 0 Destination side is repeat area or block area Source side is repeat area or block area DTC Mode 0 Normal mode Repeat mode Block transfer mode 1 0 1 **Destination Address Mode** 0 DAR is fixed DAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1) DAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1) Source Address Mode 0 SAR is fixed SAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)

SAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)



SAR—DTC Se	ource	Add	ress I	Regist	ter	Н'ЕВС0-Н	H'EBC0-H'EFBF					
Bit	23	22	21	20	19		4	3	2	1	0	
Initial value	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined		Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	
Read/Write		_	_	_	_		_	_	_	_		

Specify DTC transfer data source address

DAR—DTC D	estina	ation	Addr	ess R	Regist	er H'EBC0-H	H'EBC0-H'EFBF					
Bit	23	22	21	20	19		4	3	2	1	0	
Initial value	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined		Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	
Read/Write	_	_	_	_	_		_	_	_	_		

Specify DTC transfer data destination address

CRA—DTO	H'EBC0-H'EFBF						DTC									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined
Read/Write	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
	<u> </u>			CR	AH			-	•			CF	RAL			

Specify the number of DTC data transfers

CRB—DTO	CRB—DTC Transfer Count Register B											H'EBC0-H'EFBF				DTC
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined
Read/Write	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	

Specify the number of DTC block data transfers

MCR—Master Control Register H'F800 **HCAN** 7 3 2 0 Bit 6 5 4 1 MCR5 MCR7 MCR2 MCR1 MCR₀ 0 0 0 0 0 0 Initial value 0 1 Read/Write R/W R/W R/W R/W R/W Reset Request -Normal operating mode (MCR0 = 0 and GSR3 = 0)[Setting condition] When 0 is written after an **HCAN** reset HCAN reset mode transition request Halt Request HCAN normal operating mode HCAN halt mode transition request Message Transmission Method Transmission order determined by message identifier priority Transmission order determined by mailbox (buffer) number priority (TXPR1 > TXPR15)**HCAN Sleep Mode** HCAN sleep mode released Transition to HCAN sleep mode enabled **HCAN Sleep Mode Release** HCAN sleep mode release by CAN bus operation disabled

HCAN sleep mode release by CAN bus operation enabled

GSR—Gener	al Status	Register			H'F80	1		Н	CAN
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	GSR3	GSR2	GSR1	GSR0	
Initial value	0	0	0	0	1	1	0	0	1
Read/Write	_	_	_	_	R	R	R	<u>R</u>	
					0 [ndition] from bus o C ≥ 256 (bu))
				0 [Re	nit/Receive eset condit nen TEC < nen TEC ≥	ion] 96 and RI	EC < 96 or	TEC ≥ 25	56
			Messag		ission Stat		<i>5</i> ≥ 90		
					nsmission				
				eset condit e period	tion]				
		Roset S	tatus Bit						
0 Normal opera [Setting cond After an HCA				ition]	reset				
		1 Coi	nfiguration	mode					

MCR0 reset mode and sleep mode

[Reset condition]

BCR—Bit Configuration Register H'F802 **HCAN** Bit 15 14 13 12 11 10 9 8 BCR7 BCR6 BCR5 BCR4 BCR3 BCR2 BCR1 BCR₀ 0 0 Initial value 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Baud Rate Prescale Resynchronization Jump Width 0 Bit synchronization width = 1 time quantum 0 0 0 0 2 × system clock 1 Bit synchronization width = 2 time quanta 0 0 0 0 1 4 × system clock 0 1 Bit synchronization width = 3 time quanta 0 0 1 0 0 0 6 × system clock 1 Bit synchronization width = 4 time quanta : 1 1 1 1 1 128 × system clock Bit 7 6 5 4 3 2 0 1 BCR15 BCR14 BCR13 BCR12 BCR11 BCR₁₀ BCR9 BCR8 Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Time Segment 2 Time Segment 1 0 Setting prohibited 0 0 0 0 Setting prohibited 1 TSEG2 = 2 time quanta 0 0 0 1 Setting prohibited 1 0 TSEG2 = 3 time quanta0 0 1 0 Setting prohibited 1 TSEG2 = 4 time quanta 0 0 1 1 TSEG1 = 4 time quanta 0 TSEG2 = 5 time quanta TSEG1 = 5 time quanta 1 0 1 0 0 : TSEG2 = 6 time quanta 1 1 1 1 TSEG1 = 16 time quanta 1 TSEG2 = 7 time quanta0 1 TSEG2 = 8 time quantaBit Sample Point

0 Bit sampling at one point (end of time segment 1)

1 Bit sampling at three points (end of time segment 1 and preceding and following time quantum)

MBCR—Maill	oox Confi	guration]	Register			HC	4N		
Bit	15	14	13	12	11	10	9	8	
	MBCR7	MBCR6	MBCR5	MBCR4	MBCR3	MBCR2	MBCR1	_	
Initial value	0	0	0	0	0	0	0	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	
Bit	7	6	5	4	3	2	1	0	
	MBCR15	MBCR14	MBCR13	MBCR12	MBCR11	MBCR10	MBCR9	MBCR8	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
			-	-			-		

Mailbox Setting Register

0	Corresponding mailbox is set for transmission
1	Corresponding mailbox is set for reception

TXPR—Trans	mit Wait	Register			H'F806			НС		
Bit	15	14	13	12	11	10	9	8		
	TXPR7	TXPR6	TXPR5	TXPR4	TXPR3	TXPR2	TXPR1	_		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_		
Bit	7	6	5	4	3	2	1	0		
	TXPR15	TXPR14	TXPR13	TXPR12	TXPR11	TXPR10	TXPR9	TXPR8		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
		Transmit \	Nait Regis	ster ——						
		Transmit Wait Register ————————————————————————————————————								
		l I	smit mess N bus arbi	age transr tration)	nit wait in	correspon	ding mailb	юх		

TXCR—Trans	mit Wait	Cancel R	egister		H'F808			НС	AN
Bit	15	14	13	12	11	10	9	8	
	TXCR7	TXCR6	TXCR5	TXCR4	TXCR3	TXCR2	TXCR1	_	
Initial value	0	0	0	0	0	0	0	0	_
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	
Bit	7	6	5	4	3	2	1	0	_
	TXCR15	TXCR14	TXCR13	TXCR12	TXCR11	TXCR10	TXCR9	TXCR8	
Initial value	0	0	0	0	0	0	0	0	-
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	TXCR7 TXCR6 TXCR5 TXCR4 TXCR3 TXCR2 TXCR1 — e 0								
					-				

TXACK—Tra	nsmit Ack	nowledge	e Register		H'F80A			НС		
Bit	15	14	13	12	11	10	9	8		
	TXACK7	TXACK6	TXACK5	TXACK4	TXACK3	TXACK2	TXACK1	_		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	_		
Bit	7	6	5	4	3	2	1	0		
	TXACK15	TXACK14	TXACK13	TXACK12	TXACK11	TXACK10	TXACK9	TXACK8		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*		
	Transmit Acknowledge Register 0 [Clearing condition] Writing 1									
			1		ion of mes onding mai	ssage trans ilbox	smission f	or		

ABACK—Abo	rt Ackno	wledge Re	egister		H'F80C			HCAN			
Bit	15	14	13	12	11	10	9	8			
	ABACK7	ABACK6	ABACK5	ABACK4	ABACK3	ABACK2	ABACK1	_			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/(W)*	R/(W)*	R/(W*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	_			
Bit											
	ABACK15	ABACK14	ABACK13	ABACK12	ABACK11	ABACK10	ABACK9	ABACK8			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*			
				ort Acknow							
		0 [Clearing condition] Writing 1									
			1		ion of tran sponding	smit mess mailbox	age cance	ellation			

RXPR—Recei	ve Compl	ete Regist	er		H'F80E				
Bit	15	14	13	12	11	10	9	8	
	RXPR7	RXPR6	RXPR5	RXPR4	RXPR3	RXPR2	RXPR1	RXPR0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	
Bit	7	6	5	4	3	2	1	0	
	RXPR15	RXPR14	RXPR13	RXPR12	RXPR11	RXPR10	RXPR9	RXPR8	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	
			Red	ceive Com	plete Reg	ister			
			0	[Clearing	g condition	1]			

Note: * Only 1 can be written, to clear the flag.

Writing 1

Completion of message (data frame or remote frame) reception in corresponding mailbox

RFPR—Remo	te Reques	t Register	•		H'F810			HCAN				
Bit	15	14	13	12	11	10	9	8				
	RFPR7	RFPR6	RFPR5	RFPR4	RFPR3	RFPR2	RFPR1	RFPR0				
Initial value	0	0	0	0	0	0	0	0				
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*				
Bit	7	6	5	4	3	2	1	0				
	RFPR15	RFPR14	RFPR13	RFPR12	RFPR11	RFPR10	RFPR9	RFPR8				
Initial value	0	0	0	0	0	0	0	0				
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*				
			Rer	mote Requ	lest Regis	ter						
		0 [Clearing condition] Writing 1										
		Completion of remote frame reception in corresponding mailbox										

H'F812 **HCAN IRR—Interrupt Register** 8 Bit 15 14 13 12 11 10 9 IRR7 IRR6 IRR5 IRR4 IRR3 IRR2 IRR1 IRR0 Initial value 0 0 0 0 0 0 0 1 Read/Write R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* Reset Interrupt Flag [Clearing condition] Writing 1 Transition to hardware reset (HCAN module stop, software standby) [Setting condition] When reset processing is completed after hardware reset transition (HCAN module stop, software standby) Note: After canceling a reset or returning from hardware standby mode, the module stop bit is initialized yo 1. HCAN then enters a module-stopped state. Receive Message Interrupt Flag [Clearing condition] Clearing of all bits in RXPR (receive complete register) in the mailbox which enables the receive interrupt requests in MBIMR Data frame or remote frame received and stored in mailbox [Setting conditions] When data frame or remote frame reception is completed, when corresponding MBIMR = 0 Remote Frame Request Interrupt Flag [Clearing condition] Clearing of all bits in RFPR (remote request wait register) in the mailbox, which enables the receive interrupt requests in MBIMR Remote frame received and stored in mailbox When remote frame reception is completed, when corresponding MBIMR = 0 Transmit Overload Warning Interrupt Flag [Clearing condition] Writing 1 Error warning state caused by transmit error [Setting condition] When TEC ≥ 96 Receive Overload Warning Interrupt Flag [Clearing condition] Writing 1 Error warning state caused by receive error [Setting condition] When REC ≥ 96 Bus Off Interrupt Flag Error Passive Interrupt Flag [Clearing condition] [Clearing condition] Writing 1 Writing 1 Error passive state caused by transmit/receive error Bus off state caused by transmit error [Setting condition] [Setting condition] When TEC ≥ 128 or REC ≥ 128 When TEC ≥ 256 Overload Frame Interrupt Flag [Clearing condition] Writing 1 Overload frame transmission [Setting conditions]


Note: * Only 1 can be written, to clear the flag.

When overload frame is transmitted

Bit	7		6	5	4	3	2	1	0		
	_		_	_	IRR12	_	_	IRR9	IRR8		
Initial value	0		0	0	0	0	0	0	0		
Read/Write	_		_	_	R/(W)*	_	_	R/(W)*	R/(W)*		
		Ма	Mailbox Empty Interrupt Flag								
		0									
		1									
	Uni	read	Interrupt	Flag							
	0	-	aring cor aring of a	_	MSR (unre	ad messa	age status	register)			
	1	Clearing of all bits in UMSR (unread message status register) 1 Unread message overwrite [Setting condition] When UMSR (unread message status register) is set									
В	l Bus Op	erati	on Interru	ıpt Flag					_		
			s idle stat								

0	CAN bus idle state
	[Clearing condition]
	Writing 1
1	CAN bus operation in HCAN sleep mode
	[Setting condition]
	Bus operation (dominant bit detection) in HCAN sleep mode

MBIMR—Mai	ilbox Inte	rrupt Ma	sk Registe	er	H'F814			HCAN			
Bit	15	14	13	12	11	10	9	8			
	MBIMR7	MBIMR6	MBIMR5	MBIMR4	MBIMR3	MBIMR2	MBIMR1	MBIMR0			
Initial value	1	1	1	1	1	1	1	1			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit	7	7 6 5 4 3 2 1									
	MBIMR15	MR15 MBIMR14 MBIMR13 MBIMR12 MBIMR11 MBIMR10 MBIMR									
Initial value	1	1	1	1	1	1	1	1			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
		Mailbo	x Interrup	t Mask —							
		Mailbox Interrupt Mask — 0 [Transmitting] Interrupt request to CPU due to TXPR clearing [Receiving] Interrupt request to CPU due to RXPR setting									
		1 lı	nterrupt re	quests to	CPU disab	oled					



Overload Frame/Bus Off Recovery Interrupt Mask

Overload frame/bus off recovery interrupt request to CPU by IRR7 enabled Overload frame/bus off recovery interrupt request to CPU by IRR7 disabled

Bit	7	6	5	4	3	2	1	0
	_	_		IMR12	_	_	IMR9	IMR8
Initial value	1	1	1	1	1	1	1	1
Read/Write	_	_	- –	R/W	_	_	R/W	R/W
				0 Mailbo		Mask ——rrupt request		
		Uni	read Interrupt Mas	sk				
		0	Unread messag	ge overwrite ir	iterrupt reque	est to CPU by	IRR9 enable	ed
		1	Unread messag	ge overwrite in	terrupt reque	est to CPU by	IRR9 disable	ed
	Rus	Oneration I	nterrupt Mask					
	0	· ·	tion interrupt requ	est to CPU by	/ IRR12 enat	oled		
	1		tion interrupt requ					

(x = 15 to 0)

REC—Receive	Error Co	ounter			H'F818			HCAN
Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
TEC—Transm	nit Error (Counter			H'F819			HCAN
Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
		G			TTIFOA			****
UMSR—Unre	ad Messaş	ge Status I	Register		H'F81A			HCAN
Bit	15	14	13	12	11	10	9	8
	UMSR7	UMSR6	UMSR5	UMSR4	UMSR3	UMSR2	UMSR1	UMSR0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
Bit	7	6	5	4	3	2	1	0
	UMSR15	UMSR14	UMSR13	UMSR12	UMSR11	UMSR10	UMSR9	UMSR8
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
	Unrea	ad Messag	e Status F	lags —				
		Clearing c Writing 1	ondition]	-				
	[Unread red Setting co When a ne	ndition]			-	-	

LAFML—Local Acceptance Filter Masks L

HCAN

20122 1122 200	En vie Estai ricceptance i nusis e										
LAFMH—Loc	al Accept	ance Filte	er Masks l	H	H'F81E			HCA			
Bit	15	14	13	12	11	10	9	8			
	LAFML7	LAFML6	LAFML5	LAFML4	LAFML3	LAFML2	LAFML1	LAFML0			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit	7	6	5	4	3	2	1	0			
	LAFML15	LAFML14	LAFML13	LAFML12	LAFML11	LAFML10	LAFML9	LAFML8			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
LAFMH											
Bit	15	14	13	12	11	10	9	8			
	LAFMH7	LAFMH6	LAFMH5	_	_	_	LAFMH1	LAFMH0			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	_	_	_	R/W	R/W			
Bit	7	6	5	4	3	2	1	0			
	LAFMH15	LAFMH14	LAFMH13	LAFMH12	LAFMH11	LAFMH10	LAFMH9	LAFMH8			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			

H'F81C

LAFMH Bits 7 to 0 and 15 to 13-11-Bit Identifier Filter

0	Stored in RX0 (receive-only mailbox) depending on bit match between RX0 message identifier and receive message identifier (Care)
1	Stored in RX0 (receive-only mailbox) regardless of bit match between RX0 message identifier and receive message identifier (Don't Care)

LAFMH Bits 9 and 8, LAFML bits 15 to 0-18-Bit Identifier Filter

0	Stored in RX0 (receive-only mailbox) depending on bit match between RX0 message identifier and receive message identifier (Care)
1	Stored in RX0 (receive-only mailbox) regardless of bit match between RX0 message identifier and receive message identifier (Don't Care)


Jun 10, 2010

MC01—Message Control 01 MC02—Message Control 02 MC03—Message Control 03 MC04—Message Control 04 MC05—Message Control 05 MC06—Message Control 06 MC07—Message Control 07 MC08—Message Control 08					H'F820 H'F821 H'F822 H'F823 H'F824 H'F825 H'F826 H'F827					HCAN HCAN HCAN HCAN HCAN HCAN HCAN	
MC01 Bit	7 6		5		4		3 2		1	0	
	_	_	_				DLC3	DLC2	DLC1	DLC0	
Initial value	Undefined	Undefined	Undefined	Und	efine	ed U	Indefined	Undefined	Undefined	Undefined	_
Read/Write	_	_	_		_		_	_	_	_	
			Da	ta Le	engt	h Co	ode				
			0	0	0	0	Data length = 0 byte				
						1	Data length = 1 byte				
					1	0	Data length = 2 bytes				
						1	Data length = 3 bytes				
				1	0	0	Data length = 4 bytes				
						1	Data length = 5 bytes				
					1	0	Data length = 6 bytes				
						1	Data length = 7 bytes				
			1	0	0	0	Data length = 8 bytes				
			0	ther	thar	า	Setting	prohibited	d		

MC02


Bit	7	6	5	4	3	2	1	0	
	_	_		_	_	_	_	_	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
MC03									
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	_	_	_	_	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

the above




Set the identifier (standard identifier) of data frames and remote frames






MC07								
Bit	7	6	5	4	3	2	1	0
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MC08		nded Iden he identifi		ed identifie	er) of data	frames an	d remote	frames
Bit	7	6	5	4	3	2	1	0
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		nded Iden he identifie		ed identifie	er) of data	frames an	d remote	frames

MC11—Messa MC12—Messa MC13—Messa MC14—Messa MC15—Messa MC16—Messa MC17—Messa MC18—Messa	ge Contro ge Contro ge Contro ge Contro ge Contro ge Contro	1 12 1 13 1 14 1 15 1 16 1 17					H'F828 H'F829 H'F82A H'F82B H'F82C H'F82E H'F82E			HCA HCA HCA HCA HCA HCA	AN AN AN AN AN
Bit	7	6	5		4		3	2	1	0	
		_					DLC3	DLC2	DLC1	DLC0	
Initial value	Undefined	Undefined	Undefined	l Unc	lefine	d l					
Read/Write	_	_	_		_	-	_	_	_	_	
			D -	4-1		. ^					
			0	ta Le	engtr 0	0		ngth = 0 b	nuto.		
			0			1		ength = 1 b	-		
					1	0		ength = 2 b	-		
					•	1		ength = 3 b	-		
				1	0	0		ength = 4 b	-		
						1		ength = 5 b			
					1	0		ength = 6 b			
						1	Data le	ength = 7 b	ytes		
			1	0	0	0	Data le	ength = 8 b	ytes		
			C	ther	than	1	Setting	prohibited	d		
			th	ne ab	ove						
MC12											
Bit	7	6	5		4		3	2	1	0	
	_	_	_		_		_	_	_	_	
Initial value	Undefined	Undefined	Undefined	Unc	lefine	d l	Jndefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	F	R/W		R/W	R/W	R/W	R/W	
MC13											
Bit	7	6	5		4		3	2	1	0	
	_	_	_		_		_	_	_	_	
Initial value	Undefined	Undefined	Undefined	Unc	lefine	d l	Jndefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	F	R/W		R/W	R/W	R/W	R/W	



Set the identifier (standard identifier) of data frames and remote frames

MC16



MC17								
Bit	7	6	5	4	3	2	1	0
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MC18		nded Iden he identifi		ed identifie	er) of data	frames ar	nd remote	frames
Bit	7	6	5	4	3	2	1	0
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		nded Iden he identifi		ed identifie	er) of data	frames an	d remote	frames

Read/Write

R/W

R/W

R/W


MC22- MC23- MC24- MC25- MC26- MC27-	—Messag —Messag —Messag —Messag —Messag —Messag —Messag					-	H'F830 H'F831 H'F832 H'F834 H'F835 H'F836 H'F837			H(H(H(H(H(CAN CAN CAN CAN CAN		
MC	21												
Bit	1	7	6	5			4		3	2	1	0	٦
		_	_	_			_		DLC3	DLC2	DLC1	DLC0	
	al value	Undefined	Undefined	Undefine	ed	Und	efined	U	ndefined	Undefined	Undefined	Undefined	
Rea	ad/Write	_	_	_		-	_			_			
				С	at	a Le	ngth	Co	ode —				
					0	0	0	0	Data le	ength = 0 b	yte		
								1	Data le	ength = 1 b	yte		
							1	0	Data le	ength = 2 b	ytes		
								1	Data le	ength = 3 b	ytes		
						1	0	0	Data le	ength = 4 b	ytes		
								1	Data le	ength = 5 b	ytes		
							1	0	Data le	ength = 6 b	ytes		
								1	Data le	ength = 7 b	ytes		
					1	0	0	0	Data le	ength = 8 b	ytes		
					_	her e ab	than ove		Setting	prohibited	t		
МС	22												
Bit		7	6	5			4		3	2	1	0	
		_	_	_		_	_		_	_	_	_]
Initi	al value	Undefined	Undefined	Undefine	ed	Und	efined	U	ndefined	Undefined	Undefined	Undefined	
Rea	ad/Write	R/W	R/W	R/W		R	/W		R/W	R/W	R/W	R/W	
MC	23												
Bit	20	7	6	5			4		3	2	1	0	
ווט					П		-			_			7
1	al value	Undefined	Undefined	Undefine	-id	Und	efined	Ш	ndefined	Undefined	Undefined	Undefined	

R/W

R/W


R/W

R/W




Set the identifier (standard identifier) of data frames and remote frames






MC27								
Bit	7	6	5	4	3	2	1	0
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MC28		nded Iden he identifi		ed identifie	er) of data	frames an	nd remote	frames
Bit	7	6	5	4	3	2	1	0
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		nded Iden he identifi		ed identifie	er) of data	frames an	d remote	frames

MC31—Messa; MC32—Messa; MC33—Messa; MC35—Messa; MC36—Messa; MC37—Messa; MC38—Messa;	ge Contro ge Contro ge Contro ge Contro ge Contro ge Contro	1 32 1 33 1 34 1 35 1 36 1 37		H'F838 H'F839 H'F83A H'F83B H'F83C H'F83D H'F83E H'F83F						
Bit	7	6	5		4		3	2	1	0
	_	_	_		_		DLC3	DLC2	DLC1	DLC0
Initial value	Undefined	Undefined	Undefined	Und	lefine	d l	Jndefined	Undefined	Undefined	Undefined
Read/Write	_	_	_		_		_	_	_	_
			Da	ıta Le	anath		odo			
			0		0	0		ngth = 0 b	ovte	
						1		ength = 1 b	•	
					1	0		ength = 2 b	-	
						1		ength = 3 b	-	
				1	0	0		ength = 4 b	-	
						1	Data le	ength = 5 b	ytes	
					1	0	Data le	ength = 6 b	ytes	
						1	Data le	ength = 7 b	ytes	
			1	0	0	0	Data le	ength = 8 b	ytes	
			-	other ne ab		1	Setting	prohibited	d	
			u	ie al	ove					
MC32										
Bit	7	6	5	1	4	\top	3	2	1	0
Initial value	Undefined					dι		Undefined		
Read/Write	R/W	R/W	R/W	F	R/W		R/W	R/W	R/W	R/W
MC33										
Bit	7	6	5		4		3	2	1	0
		_		L	_		_	_		_
Initial value	Undefined	Undefined	Undefined	Und	lefine	d l	Jndefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	F	R/W		R/W	R/W	R/W	R/W



Set the identifier (standard identifier) of data frames and remote frames

MC36




MC37								
Bit	7	6	5	4	3	2	1	0
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MC38		nded Iden he identifi		ed identifie	er) of data	frames ar	nd remote	frames
Bit	7	6	5	4	3	2	1	0
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		nded Iden he identifi		ed identifie	er) of data	frames ar	nd remote	frames

MC42—Messag MC43—Messag MC44—Messag MC45—Messag MC46—Messag MC47—Messag MC48—Messag	ge Contro ge Contro ge Contro ge Contro ge Contro	1 43 1 44 1 45 1 46 1 47		H'F841 H'F842 H'F843 H'F844 H'F845 H'F846 H'F847						HC HC HC	CAN CAN CAN CAN CAN
MC41	7	0	_				0	0		0	
Bit	7	6	5		4	Т	3 DLC3	DLC2	DLC1	DLC0]
Initial value			LIndofinad	Llnd	ofino	4 1		Undefined			
Read/Write	Ondenned	Ondenned	Ondenned	Onu	eiiie	u c	mueimeu	Ondenned	Ondenned	Ondenned	
			1 0	ta Le	0 1 0 1 0 thar	0 1 0 1 0 1 0	Data le Data le Data le Data le Data le Data le Data le Data le Data le Data le	ength = 0 beingth = 1 beingth = 2 beingth = 3 beingth = 4 beingth = 5 beingth = 6 beingth = 7 beingth = 8 beingth	bytes bytes bytes bytes bytes bytes bytes bytes bytes bytes bytes bytes		


M	IC4	2

Bit	7	6	5	4	3	2	1	0
	_	_		_	_	_	_	_
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MC43								
Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W




Set the identifier (standard identifier) of data frames and remote frames






MC47								
Bit	7	6	5	4	3	2	1	0
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MC48		nded Iden he identifi		ed identifie	er) of data	frames an	d remote	frames
Bit	7	6	5	4	3	2	1	0
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		nded Iden he identifi		ed identifie	er) of data	frames an	d remote	frames

MC51—Messa; MC52—Messa; MC53—Messa; MC55—Messa; MC56—Messa; MC57—Messa; MC58—Messa; MC51	ge Contro ge Contro ge Contro ge Contro ge Contro ge Contro	1 52 1 53 1 54 1 55 1 56 1 57		H'F848 H'F849 H'F84A H'F84B H'F84C H'F84D H'F84E H'F84F							
Bit	7	6	5		4		3	2	1	0	
	_	_	_		_		DLC3	DLC2	DLC1	DLC0	
Initial value	Undefined	Undefined	Undefined	Und	lefine	d l	Jndefined	Undefined	Undefined	Undefined	
Read/Write	_	_	_		_		_	_	_	_	
			Da	ta Le	anath	۰ C	odo -				
			0		0	0		ngth = 0 b	ovte		
						1		ength = 1 b	-		
					1	0		ength = 2 b	-		
						1		ength = 3 b	-		
				1	0	0		ength = 4 b	-		
						1	Data le	ength = 5 b	ytes		
					1	0	Data le	ength = 6 b	ytes		
						1	Data le	ength = 7 b	ytes		
			1	0	0	0	Data le	ength = 8 b	ytes		
			-	ther ne ab		1	Setting	prohibited	d		
			u	ic at	,546						
MC52		-	_					-		_	
Bit	7	6	5	1	4	Т	3	2	1	0	
1.00.1		<u> </u>				Ц.	_		<u> </u>		
Initial value	Undefined					dι		Undefined			
Read/Write	R/W	R/W	R/W	F	?/W		R/W	R/W	R/W	R/W	
MC53											
Bit	7	6	5	1	4	_	3	2	1	0	
	_	_	_		_		_	_	_	_	
Initial value	Undefined					d l		Undefined			
Read/Write	R/W	R/W	R/W	F	R/W		R/W	R/W	R/W	R/W	



Set the identifier (standard identifier) of data frames and remote frames


MC56




MC57													
Bit	7	6	5	4	3	2	1	0					
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0					
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Extended Identifier ————————————————————————————————————													
Bit	7	6	5	4	3	2	1	0					
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8					
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
		nded Iden he identifi		ed identifie	er) of data	frames an	nd remote	frames					

MC61—Messag MC62—Messag	ge Contro	1 62					H'F850 H'F851			н	CAN CAN
MC63—Messag	_						H'F852				CAN
MC64—Messag	_						H'F853				CAN
MC66 Massa							H'F854				CAN CAN
MC66—Messag MC67—Messag	_						H'F855 H'F856				CAN
MC68—Messas	_						п гозо Н'F857				CAN
`	ge Contro	1 00					11 1 657			110	JAIT
MC61							_				
Bit	7	6	5	1	4	_	3	2	1	0	٦
	_	_	_		_		DLC3	DLC2	DLC1	DLC0	
Initial value	Undefined	Undefined	Undefined	Und	efine	d L	Indefined	Undefined	Undefined	Undefined	
Read/Write	_	_	_		_						
			Da	ta Le	enatl	n C	ode —				
			0	0	0	0		ength = 0 b	oyte		
						1	Data le	ength = 1 k			
					1	0	· · · · · · · · · · · · · · · · · · ·				
						1		ength = 3 k	-		
				1	0	0		ength = 4 k	-		
						1		ength = 5 k	•		
					1	0		ength = 6 k	-		
					-	1		ength = 7 t	-		
			1	0	0	0		ength = 8 b	-		
			<u> </u>	ther				prohibite			
			-	iriei ie ab			Semile) Prombile	J		
MC62											
Bit	7	6	5	ı	4	_	3	2	1	0	7

Initial value Undefined Undefined Undefined Undefined Undefined Undefined Undefined Read/Write R/W R/W R/W R/W R/W R/W R/W R/W MC63 Bit 7 6 5 3 2 0 4 1 Initial value Undefined Undefined Undefined Undefined Undefined Undefined Undefined Read/Write R/W R/W R/W R/W R/W R/W R/W R/W









MC67												
Bit	7	6	5	4	3	2	1	0				
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0				
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Extended Identifier ————————————————————————————————————												
Bit	7	6	5	4	3	2	1	0				
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8				
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
	Extended Identifier ————————————————————————————————————											

MC71—Messaş MC72—Messaş MC73—Messaş MC75—Messaş MC76—Messaş MC77—Messaş MC78—Messaş	ge Contro ge Contro ge Contro ge Contro ge Contro ge Contro	172 173 174 175 176 177					H'F858 H'F859 H'F85A H'F85B H'F85C H'F85E H'F85E			HC HC HC HC HC	
MC71											
Bit	7	6	5		4	_	3	2	1	0	
	_	_	_		_		DLC3	DLC2	DLC1	DLC0	
Initial value	Undefined	Undefined	Undefined	Und	lefine	d l	Jndefined	Undefined	Undefined	Undefined	
Read/Write	_	_	_		_			_			
			Da	ta Le	ength	n C	ode —				
			0	0	0	0		ngth = 0 b	yte		
						1	Data le	ength = 1 b	yte		
					1	0	Data le	ength = 2 b	ytes		
						1	Data le	ength = 3 b	ytes		
				1	0	0	Data le	ength = 4 b	ytes		
						1	Data le	ength = 5 b	ytes		
					1	0	Data le	ength = 6 b	ytes		
						1	Data le	ength = 7 b	ytes		
			1	0	0	0	Data le	ength = 8 b	ytes		
				ther e ab	than	1	Setting	prohibited	d		
14070							1				
MC72	_		_				0		,		
Bit	7	6	5		4	\top	3	2	1	0	
la Malanda	—				- C	.1 1		Libraria Constant			
Initial value	Undefined					a t		Undefined			
Read/Write	R/W	R/W	R/W	F	R/W		R/W	R/W	R/W	R/W	
MC73											
Bit	7	6	5		4		3	2	1	0	
	_				_		_	_			
Initial value	Undefined	Undefined	Undefined	Und	efine	d l	Jndefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	F	R/W		R/W	R/W	R/W	R/W	



Set the identifier (standard identifier) of data frames and remote frames

MC76




MC77													
Bit	7	6	5	4	3	2	1	0					
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0					
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Extended Identifier ————————————————————————————————————													
Bit	7	6	5	4	3	2	1	0					
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8					
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
	Extended Identifier ————————————————————————————————————												

MC81—Messay MC82—Messay MC83—Messay MC84—Messay MC85—Messay MC86—Messay MC87—Messay MC88—Messay	ge Contro ge Contro ge Contro ge Contro ge Contro ge Contro	1 82 1 83 1 84 1 85 1 86 1 87					H'F860 H'F861 H'F862 H'F863 H'F864 H'F865 H'F866			HO HO HO HO	CAN CAN CAN CAN CAN CAN CAN CAN
MC81 Bit	7	6	5		4		3	2	1	0	
Dit	_		_		_		DLC3	DLC2	DLC1	DLC0	
Initial value	Undefined	Undefined	Undefined	Und	efine	ed U	ndefined	Undefined	Undefined	Undefined	_
Read/Write	_	_	_		_		_	_	_	_	
			Da	ta Le	enatl	h Co	ode —				
			0	0	0	0		ngth = 0 b	yte		
						1	Data le	ength = 1 b	yte		
					1	0	Data le	ength = 2 b	ytes		
						1	Data le	ength = 3 b	ytes		
				1	0	0	Data le	ength = 4 b	ytes		
						1	Data le	ength = 5 b	ytes		
					1	0	Data le	ength = 6 b	ytes		
						1	Data le	ength = 7 b	ytes		
			1	0	0	0	Data le	ength = 8 b	ytes		
			0	ther	thar	า	Setting	prohibited	b		


IVIURZ

Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MC83								
Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

the above







MC87														
Bit	7	6	5	4	3	2	1	0						
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0						
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined						
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
MC88	Extended Identifier ————————————————————————————————————													
Bit	7	6	5	4	3	2	1	0						
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8						
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined						
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
Extended Identifier ————————————————————————————————————														

MC91—Messa; MC92—Messa; MC93—Messa; MC94—Messa; MC95—Messa; MC96—Messa; MC97—Messa; MC98—Messa;	ge Contro ge Contro ge Contro ge Contro ge Contro ge Contro	1 92 1 93 1 94 1 95 1 96 1 97		H'F868 H'F869 H'F86A H'F86B H'F86C H'F86D H'F86E H'F86F						
Bit	7	6	5		4	L	3	2	1	0
Dit				Τ		_	DLC3	DLC2	DLC1	DLC0
Initial value	Undefined	Undefined	Undefine	l h	Inde	fined		Undefined		
Read/Write	_	_	_		_	_	—	_	_	_
11000,711110			_							
							Code —		J	
			')	0	- H		ength = 0 b	-	
					-	_		ength = 1 b		
						·		ength = 2 b	-	
				-	1			ength = 3 b	-	
					1	Ĭ -		ength = 4 b ength = 5 b	-	
					-			ength = 6 b		
						·		ength = 7 k	-	
			-	1	0			ength = 8 b	-	
			-		ner tl			g prohibited	<u> </u>	
			I	-	abo		Octuni	g prombite	J	
MC92										
Bit	7	6	5		4	ļ	3	2	1	0
	_	_	_		_	_	_	_	_	_
Initial value	Undefined	Undefined	Undefine	d L	Jnde	fined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W		R/	W	R/W	R/W	R/W	R/W
MC93										
Bit	7	6	5		4	L	3	2	1	0
Dit.	_			Τ		<u>. </u>	<u> </u>			
Initial value	Undefined	Undefined	Undefine	d I	Jnde	fined	Undefined	Undefined	Undefined	Undefined
D IAA	5.105111100	Davi	DAA	<u>.</u> .	JIIGC		Dan	5.100111100	5.100111100	5.100100

R/W

R/W

R/W


R/W

R/W

R/W


Read/Write

R/W



Set the identifier (standard identifier) of data frames and remote frames

MC96



MC97													
Bit	7	6	5	4	3	2	1	0					
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0					
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Extended Identifier ————————————————————————————————————													
Bit	7	6	5	4	3	2	1	0					
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8					
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
	Extended Identifier ————————————————————————————————————												

Initial value Read/Write

MC101—Messa MC102—Messa MC103—Messa MC104—Messa MC105—Messa MC106—Messa MC107—Messa MC108—Messa MC101	age Contrage Contrage Contrage Contrage Contrage Contrage Contrage Contrage Contr	ol 102 ol 103 ol 104 ol 105 ol 106 ol 107						H'F870 H'F871 H'F872 H'F873 H'F874 H'F875 H'F876			HC HC HC HC HC	CAN CAN CAN CAN CAN
Bit	7	6	5			4		3	2	1	0	
	_	_	_		-	_		DLC3	DLC2	DLC1	DLC0	
Initial value	Undefined	Undefined	Undefine	ed	Und	efined	U	Indefined	Undefined	Undefined	Undefined	I
Read/Write	_	_	_		-	_		_	_	_	_	
			Г)at	a Le	ngth	Co	ode —				
			Ī	0	0		0		ength = 0 b	yte		
							1		ength = 1 b	-		
						1	0	Data le	ength = 2 b	ytes		
							1	Data le	ength = 3 b	oytes		
					1	0	0	Data le	ength = 4 b	oytes		
							1	Data le	ength = 5 b	oytes		
						1	0	Data le	ength = 6 b	oytes		
							1	Data le	ength = 7 b	oytes		
				1	0	0	0	Data le	ength = 8 b	oytes		
					her e ab	than ove		Setting	prohibited	d 		
MC102												
Bit	7	6	5			4		3	2	1	0	
	_	_	_		-	_		_	_	_	_	
Initial value	Undefined	Undefined	Undefine	ed	Und	efined	U	Indefined	Undefined	Undefined	Undefined	I
Read/Write	R/W	R/W	R/W		R	/W		R/W	R/W	R/W	R/W	
MC103												
Bit	7	6	5			4		3	2	1	0	
	•	-				-		-			-	,

R/W

R/W


R/W

R/W

R/W


R/W

R/W



Set the identifier (standard identifier) of data frames and remote frames





MC107											
Bit	7 6		5	4	3	2	1	0			
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0			
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
MC108	Extended Identifier ————————————————————————————————————										
Bit	7	6	5	4	3	2	1	0			
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8			
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
		nded Iden he identifi	er) of data	frames an	id remote	frames					

MC111—Mess MC112—Mess MC113—Mess MC114—Mess MC115—Mess MC116—Mess MC117—Mess MC118—Mess		H'F879 H'F87A H'F87B H'F87C H'F87D H'F87E							CAN CAN CAN CAN CAN CAN			
MC111	7	0	_		4		0	0	4	0		
Bit	7	6	5		4	Т	3 DLC3	DLC2	DLC1	0 DLC0	1	
Initial value	Undefined	LIndofined	LIndofinad	Lino	 lofino	4 1		Undefined				
Read/Write	—	—	—	Onc	_	u c		—	—	—		
rtead/vviite												
							ode —					
			0	0	0	0	Data length = 0 byte					
						1		ength = 1 byte				
					1	0	Data length = 2 bytes Data length = 3 bytes					
						1						
				1	0	0		ength = 4 b	-			
					4	1	3					
					1	0	Data length = 6 bytes					
				_		1	Data length = 7 bytes					
			1		0	0		a length = 8 bytes				
			I .	Other than ne above			Setting prohibited					
MC112							1					
Bit	7	6	5		4		3	2	1	0		
ы								_]	
Initial value	Undefined	Undefined	Undefined	Unc	Lindofined		Indefined	Undefined	Undefined	Undefined		
Read/Write	R/W	R/W	R/W	R/W		u	R/W	R/W	R/W	R/W		
	1 1/ V V	1 1/ V V	1 1/ V V	'	./ V V		I I/ 4 V	1 1/ V V	I t/ V V	1 1/ V V		
MC113												
Bit	7	6	5	4		_	3	2	1	0	1	
	_	_	_		_		_	_	_	_		
Initial value	Undefined	Undefined	Undefined	Und	lefine	d l	Jndefined	Undefined	Undefined	Undefined		

R/W

R/W

R/W


R/W

R/W

R/W


Read/Write

R/W



Set the identifier (standard identifier) of data frames and remote frames

MC116



MC117											
Bit	7 6		5	4	3	2	1	0			
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0			
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
MC118	Extended Identifier ————————————————————————————————————										
Bit	7	6	5	4	3	2	1	0			
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8			
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
		nded Iden he identifi	er) of data	frames an	nd remote	frames					

Initial value

Read/Write

R/W

R/W

R/W

MC121—Message Control 121 MC122—Message Control 122 H'F881 MC123—Message Control 123 H'F882 MC124—Message Control 124 H'F883 MC125—Message Control 125 H'F884 MC126—Message Control 126 H'F885 MC127—Message Control 127 H'F886 MC128—Message Control 128 MC121									H(H(H(H(H(CAN CAN CAN CAN CAN CAN			
Bit	7	6	5			4		3	2	1	0		
ы	_					-	T	DLC3	DLC2	DLC1	DLC0]	
Initial value	Undefined	Undefined	Undefin	ned	Und	efined	l U]	
Read/Write	_	_	_			_		_	_	_	_		
						nath	<u></u>						
			[Data Len			0	Data length = 0 byte					
				Ŭ			1	Data length = 1 byte					
							0	Data length = 2 bytes					
							1	Data length = 3 bytes					
					1	0	0	Data length = 4 bytes					
							1	Data length = 5 bytes					
						1	0	Data length = 6 by		ytes			
							1	Data length = 7 bytes					
				1	0	0	0	Data le	ata length = 8 bytes				
				Other than the above				Setting prohibited					
MC122													
Bit	7	6	5			4		3	2	1	0		
	_	_	_		_			_	_	_	_		
Initial value	Undefined	Undefined	Undefined		Undefined		ľU	ndefined	Undefined	Undefined	Undefined	1	
Read/Write	R/W	R/W	R/W		R/W			R/W	R/W	R/W	R/W		
MC123													
Bit	7	6	5		4			3	2	1	0		
	_	_	_		_			_	_	_	_		
1.00.1				\dashv		· ·		1.6				1	


R/W

Undefined Undefined Undefined Undefined Undefined Undefined Undefined

R/W

R/W


R/W



Standard Identifier

Set the identifier (standard identifier) of data frames and remote frames






Set the identifier (standard identifier) of data frames and remote frames

MC127									
Bit	7	6	5	4	3	2	1	0	
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Extended Identifier Set the identifier (extended identifier) of data frames and remote frames MC128									
Bit	7	6	5	4	3	2	1	0	
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		nded Iden he identifi	er) of data	frames an	id remote	frames			


MC131—Messa MC132—Messa MC133—Messa MC134—Messa MC135—Messa MC136—Messa MC137—Messa MC138—Messa		H'F888 H'F889 H'F88A H'F88B H'F88C H'F88D H'F88E H'F88F						HC HC HC HC HC	CAN CAN CAN CAN CAN CAN		
MC131											
Bit	7	6	5	I	4	$\overline{}$	3	2	1	0	1
	_	_	_		_		DLC3	DLC2	DLC1	DLC0	
Initial value	Undefined	Undefined	Undefined	Und	lefine	d l	Jndefined	Undefined	Undefined	Undefined	
Read/Write	_	_	_		_				_		
Data Length Code —————											
			0	0	0	0	Data le	ngth = 0 b	yte		
						1	Data le	ength = 1 b	oyte		
					1	0	Data le	ength = 2 b	oytes		
						1	Data le	ength = 3 b	oytes		
				1	0	0	Data le	ength = 4 b	oytes		
						1	Data le	ength = 5 b	oytes		
					1	0	Data le	ength = 6 b	ytes		
						1	Data le	ength = 7 b	oytes		
			1	0	0	0	Data le	ength = 8 b	oytes		
			-		than		Setting	prohibited	d		
			th	ne ab	ove						
MC132											
Bit	7	6	5		4		3	2	1	0	,
	_	_	_		_		_	_	_	_	
Initial value	Undefined	Undefined	Undefined	Und	lefine	d l	Jndefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	F	R/W		R/W	R/W	R/W	R/W	
MC133											
Bit	7	6	5		4		3	2	1	0	
Dit	_	_			<u> </u>	T	_	_]
Initial value	Undefined	Undefined	Undefined	Uno	lefine	Ч I	Indefined	Undefined	Undefined	Undefined]
Read/Write	R/W	R/W	R/W		?/W	. (R/W	R/W	R/W	R/W	
ricau/vviile	1 t/ V V	1 t/ V V	1 t/ V V	'	1/ V V		1 t/ ¥ ¥	1 t/ V V	1 t/ V V	1 t/ V V	



Standard Identifier

Set the identifier (standard identifier) of data frames and remote frames

MC136



Set the identifier (standard identifier) of data frames and remote frames

MC137									
Bit	7	6	5	4	3	2	1	0	
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Extended Identifier ————————————————————————————————————									
Bit	7	6	5	4	3	2	1	0	
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Extended Identifier ————————————————————————————————————									

Initial value

Read/Write

Initial value

Read/Write

MC143 Bit R/W

7

Undefined

R/W

R/W

6

R/W

R/W

5

R/W

MC141—Messa MC142—Messa MC143—Messa MC144—Messa MC145—Messa MC146—Messa	age Contr age Contr age Contr age Contr age Contr	ol 142 ol 143 ol 144 ol 145 ol 146					H'F890 H'F891 H'F892 H'F893 H'F894			НС НС НС НС	CAN CAN CAN CAN
MC147—Message Control 147 MC148—Message Control 148							H'F896 H'F897				CAN CAN
MC141											
Bit	7	6	5		4		3	2	1	0	_
	_	_	_		_		DLC3	DLC2	DLC1	DLC0	
Initial value Read/Write	Undefined —	Undefined —	Undefined	Und	lefine —	d L	Indefined —	Undefined —	Undefined —	Undefined —	,
			Da	ata Le	ength	n C	ode —				
			С		0	0					
						1	Data le	ength = 1 b	oyte		
					1	0	Data le	ength = 2 b	oytes		
						1	Data le	ength = 3 b	oytes		
				1	0	0	Data le	ength = 4 k	oytes		
						1	Data le	ength = 5 k	oytes		
					1	0	Data le	ength = 6 b	oytes		
						1	Data le	ength = 7 k	oytes		
			_ 1	0	0	0	Data le	ength = 8 t	oytes		
				Other he ab		1	Setting	prohibite	d 		
MC142											
Bit	7	6	5		4		3	2	1	0	
	_		_		_		_	_		_	

Undefined Undefined Undefined Undefined Undefined Undefined Undefined

R/W

3

R/W

R/W

2

R/W

R/W

1

R/W

Undefined Undefined

R/W

0


R/W

R/W

4

Undefined Undefined Undefined Undefined


R/W



Standard Identifier

Set the identifier (standard identifier) of data frames and remote frames






Set the identifier (standard identifier) of data frames and remote frames

MC147									
Bit	7	6	5	4	3	2	1	0	
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Extended Identifier Set the identifier (extended identifier) of data frames and remote frames MC148									
Bit	7	6	5	4	3	2	1	0	
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Extended Identifier ————————————————————————————————————									


MC151—Messa MC152—Messa MC153—Messa MC154—Messa MC155—Messa MC156—Messa MC157—Messa MC158—Messa		H'F898 H'F899 H'F89A H'F89B H'F89C H'F89D H'F89E H'F89F						HC HC HC HC HC	CAN CAN CAN CAN CAN CAN		
MC151											
Bit	7	6	5		4	_	3	2	1	0	1
		_			_		DLC3	DLC2	DLC1	DLC0	
Initial value	Undefined	Undefined	Undefined	Und	efine	U b	Indefined	Undefined	Undefined	Undefined	
Read/Write	_	_	_		_						
Data Length Code ————											
			0	0	0	0	Data le	ngth = 0 b	yte		
						1	Data le	ength = 1 b	yte		
					1	0	Data le	ength = 2 b	ytes		
						1	Data le	ength = 3 b	ytes		
				1	0	0	Data le	ength = 4 b	ytes		
						1	Data le	ength = 5 b	ytes		
					1	0	Data le	ength = 6 b	ytes		
						1	Data le	ength = 7 b	ytes		
			1	0	0	0	Data le	ength = 8 b	ytes		
			-	ther e ab	than		Setting	prohibited	d		
			u	e au	ove						
MC152											
Bit	7	6	5	ı	4	_	3	2	1	0	1
		_	_		_		_	_	_	_	
Initial value	Undefined	Undefined	Undefined	Und	efine	U b	Indefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	F	R/W		R/W	R/W	R/W	R/W	
MC153											
Bit	7	6	5		4		3	2	1	0	
	_	_	_				_	_	_	_	
Initial value	Undefined	Undefined	Undefined	Und	efined	U k	Indefined	Undefined	Undefined	Undefined	J
Read/Write	R/W	R/W	R/W	F	R/W		R/W	R/W	R/W	R/W	



Standard Identifier

Set the identifier (standard identifier) of data frames and remote frames

MC156



Set the identifier (standard identifier) of data frames and remote frames

MC157									
Bit	7	6	5	4	3	2	1	0	
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Extended Identifier ————————————————————————————————————									
Bit	7	6	5	4	3	2	1	0	
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Extended Identifier ————————————————————————————————————									

MD01—Message Data 01	H'F8B0	HCAN
MD02—Message Data 02	H'F8B1	HCAN
MD03—Message Data 03	H'F8B2	HCAN
MD04—Message Data 04	H'F8B3	HCAN
MD05—Message Data 05	H'F8B4	HCAN
MD06—Message Data 06	H'F8B5	HCAN
MD07—Message Data 07	H'F8B6	HCAN
MD08—Message Data 08	H'F8B7	HCAN

MD01	MSG_DATA_1 (8 bits)
MD02	MSG_DATA_2 (8 bits)
MD03	MSG_DATA_3 (8 bits)
MD04	MSG_DATA_4 (8 bits)
MD05	MSG_DATA_5 (8 bits)
MD06	MSG_DATA_6 (8 bits)
MD07	MSG_DATA_7 (8 bits)
MD08	MSG_DATA_8 (8 bits)

MD11—Message Data 11	H'F8B8	HCAN
MD12—Message Data 12	H'F8B9	HCAN
MD13—Message Data 13	H'F8BA	HCAN
MD14—Message Data 14	H'F8BB	HCAN
MD15—Message Data 15	H'F8BC	HCAN
MD16—Message Data 16	H'F8BD	HCAN
MD17—Message Data 17	H'F8BE	HCAN
MD18—Message Data 18	H'F8BF	HCAN

MD11	MSG_DATA_1 (8 bits)
MD12	MSG_DATA_2 (8 bits)
MD13	MSG_DATA_3 (8 bits)
MD14	MSG_DATA_4 (8 bits)
MD15	MSG_DATA_5 (8 bits)
MD16	MSG_DATA_6 (8 bits)
MD17	MSG_DATA_7 (8 bits)
MD18	MSG_DATA_8 (8 bits)

MD21—Message Data 21	H'F8C0	HCAN
MD22—Message Data 22	H'F8C1	HCAN
MD23—Message Data 23	H'F8C2	HCAN
MD24—Message Data 24	H'F8C3	HCAN
MD25—Message Data 25	H'F8C4	HCAN
MD26—Message Data 26	H'F8C5	HCAN
MD27—Message Data 27	H'F8C6	HCAN
MD28—Message Data 28	H'F8C7	HCAN

MD21	MSG_DATA_1 (8 bits)
MD22	MSG_DATA_2 (8 bits)
MD23	MSG_DATA_3 (8 bits)
MD24	MSG_DATA_4 (8 bits)
MD25	MSG_DATA_5 (8 bits)
MD26	MSG_DATA_6 (8 bits)
MD27	MSG_DATA_7 (8 bits)
MD28	MSG_DATA_8 (8 bits)

MD31—Message Data 31	H'F8C8	HCAN
MD32—Message Data 32	H'F8C9	HCAN
MD33—Message Data 33	H'F8CA	HCAN
MD34—Message Data 34	H'F8CB	HCAN
MD35—Message Data 35	H'F8CC	HCAN
MD36—Message Data 36	H'F8CD	HCAN
MD37—Message Data 37	H'F8CE	HCAN
MD38—Message Data 38	H'F8CF	HCAN

MD31	MSG_DATA_1 (8 bits)
MD32	MSG_DATA_2 (8 bits)
MD33	MSG_DATA_3 (8 bits)
MD34	MSG_DATA_4 (8 bits)
MD35	MSG_DATA_5 (8 bits)
MD36	MSG_DATA_6 (8 bits)
MD37	MSG_DATA_7 (8 bits)
MD38	MSG_DATA_8 (8 bits)

MD41—Message Data 41	H'F8D0	HCAN
MD42—Message Data 42	H'F8D1	HCAN
MD43—Message Data 43	H'F8D2	HCAN
MD44—Message Data 44	H'F8D3	HCAN
MD45—Message Data 45	H'F8D4	HCAN
MD46—Message Data 46	H'F8D5	HCAN
MD47—Message Data 47	H'F8D6	HCAN
MD48—Message Data 48	H'F8D7	HCAN

MD41	MSG_DATA_1 (8 bits)
MD42	MSG_DATA_2 (8 bits)
MD43	MSG_DATA_3 (8 bits)
MD44	MSG_DATA_4 (8 bits)
MD45	MSG_DATA_5 (8 bits)
MD46	MSG_DATA_6 (8 bits)
MD47	MSG_DATA_7 (8 bits)
MD48	MSG_DATA_8 (8 bits)

H'F8D8	HCAN
H'F8D9	HCAN
H'F8DA	HCAN
H'F8DB	HCAN
H'F8DC	HCAN
H'F8DD	HCAN
H'F8DE	HCAN
H'F8DF	HCAN
	H'F8D9 H'F8DA H'F8DB H'F8DC H'F8DD H'F8DE

MD51	MSG_DATA_1 (8 bits)
MD52	MSG_DATA_2 (8 bits)
MD53	MSG_DATA_3 (8 bits)
MD54	MSG_DATA_4 (8 bits)
MD55	MSG_DATA_5 (8 bits)
MD56	MSG_DATA_6 (8 bits)
MD57	MSG_DATA_7 (8 bits)
MD58	MSG_DATA_8 (8 bits)

MD61—Message Data 61	H'F8E0	HCAN
MD62—Message Data 62	H'F8E1	HCAN
MD63—Message Data 63	H'F8E2	HCAN
MD64—Message Data 64	H'F8E3	HCAN
MD65—Message Data 65	H'F8E4	HCAN
MD66—Message Data 66	H'F8E5	HCAN
MD67—Message Data 67	H'F8E6	HCAN
MD68—Message Data 68	H'F8E7	HCAN

MD61	MSG_DATA_1 (8 bits)
MD62	MSG_DATA_2 (8 bits)
MD63	MSG_DATA_3 (8 bits)
MD64	MSG_DATA_4 (8 bits)
MD65	MSG_DATA_5 (8 bits)
MD66	MSG_DATA_6 (8 bits)
MD67	MSG_DATA_7 (8 bits)
MD68	MSG_DATA_8 (8 bits)

MD71—Message Data 71	H'F8E8	HCAN
MD72—Message Data 72	H'F8E9	HCAN
MD73—Message Data 73	H'F8EA	HCAN
MD74—Message Data 74	H'F8EB	HCAN
MD75—Message Data 75	H'F8EC	HCAN
MD76—Message Data 76	H'F8ED	HCAN
MD77—Message Data 77	H'F8EE	HCAN
MD78—Message Data 78	H'F8EF	HCAN

MD71	MSG_DATA_1 (8 bits)
MD72	MSG_DATA_2 (8 bits)
MD73	MSG_DATA_3 (8 bits)
MD74	MSG_DATA_4 (8 bits)
MD75	MSG_DATA_5 (8 bits)
MD76	MSG_DATA_6 (8 bits)
MD77	MSG_DATA_7 (8 bits)
MD78	MSG_DATA_8 (8 bits)

MD81—Message Data 81	H'F8F0	HCAN
MD82—Message Data 82	H'F8F1	HCAN
MD83—Message Data 83	H'F8F2	HCAN
MD84—Message Data 84	H'F8F3	HCAN
MD85—Message Data 85	H'F8F4	HCAN
MD86—Message Data 86	H'F8F5	HCAN
MD87—Message Data 87	H'F8F6	HCAN
MD88—Message Data 88	H'F8F7	HCAN

MD81	MSG_DATA_1 (8 bits)
MD82	MSG_DATA_2 (8 bits)
MD83	MSG_DATA_3 (8 bits)
MD84	MSG_DATA_4 (8 bits)
MD85	MSG_DATA_5 (8 bits)
MD86	MSG_DATA_6 (8 bits)
MD87	MSG_DATA_7 (8 bits)
MD88	MSG_DATA_8 (8 bits)

MD91—Message Data 91	H'F8F8	HCAN
MD92—Message Data 92	H'F8F9	HCAN
MD93—Message Data 93	H'F8FA	HCAN
MD94—Message Data 94	H'F8FB	HCAN
MD95—Message Data 95	H'F8FC	HCAN
MD96—Message Data 96	H'F8FD	HCAN
MD97—Message Data 97	H'F8FE	HCAN
MD98—Message Data 98	H'F8FF	HCAN

MD91	MSG_DATA_1 (8 bits)
MD92	MSG_DATA_2 (8 bits)
MD93	MSG_DATA_3 (8 bits)
MD94	MSG_DATA_4 (8 bits)
MD95	MSG_DATA_5 (8 bits)
MD96	MSG_DATA_6 (8 bits)
MD97	MSG_DATA_7 (8 bits)
MD98	MSG_DATA_8 (8 bits)

REJ09B0257-0700 Rev. 7.00

MD101—Message Data 101	H'F900	HCAN
MD102—Message Data 102	H'F901	HCAN
MD103—Message Data 103	H'F902	HCAN
MD104—Message Data 104	H'F903	HCAN
MD105—Message Data 105	H'F904	HCAN
MD106—Message Data 106	H'F905	HCAN
MD107—Message Data 107	H'F906	HCAN
MD108—Message Data 108	H'F907	HCAN

MD101	MSG_DATA_1 (8 bits)
MD102	MSG_DATA_2 (8 bits)
MD103	MSG_DATA_3 (8 bits)
MD104	MSG_DATA_4 (8 bits)
MD105	MSG_DATA_5 (8 bits)
MD106	MSG_DATA_6 (8 bits)
MD107	MSG_DATA_7 (8 bits)
MD108	MSG_DATA_8 (8 bits)

MD111—Message Data 111	H'F908	HCAN
MD112—Message Data 112	H'F909	HCAN
MD113—Message Data 113	H'F90A	HCAN
MD114—Message Data 114	H'F90B	HCAN
MD115—Message Data 115	H'F90C	HCAN
MD116—Message Data 116	H'F90D	HCAN
MD117—Message Data 117	H'F90E	HCAN
MD118—Message Data 118	H'F90F	HCAN

MD111	MSG_DATA_1 (8 bits)
MD112	MSG_DATA_2 (8 bits)
MD113	MSG_DATA_3 (8 bits)
MD114	MSG_DATA_4 (8 bits)
MD115	MSG_DATA_5 (8 bits)
MD116	MSG_DATA_6 (8 bits)
MD117	MSG_DATA_7 (8 bits)
MD118	MSG_DATA_8 (8 bits)

MD121—Message Data 121	H'F910	HCAN
MD122—Message Data 122	H'F911	HCAN
MD123—Message Data 123	H'F912	HCAN
MD124—Message Data 124	H'F913	HCAN
MD125—Message Data 125	H'F914	HCAN
MD126—Message Data 126	H'F915	HCAN
MD127—Message Data 127	H'F916	HCAN
MD128—Message Data 128	H'F917	HCAN

MD121	MSG_DATA_1 (8 bits)
MD122	MSG_DATA_2 (8 bits)
MD123	MSG_DATA_3 (8 bits)
MD124	MSG_DATA_4 (8 bits)
MD125	MSG_DATA_5 (8 bits)
MD126	MSG_DATA_6 (8 bits)
MD127	MSG_DATA_7 (8 bits)
MD128	MSG_DATA_8 (8 bits)

MD131—Message Data 131	H'F918	HCAN
MD132—Message Data 132	H'F919	HCAN
MD133—Message Data 133	H'F91A	HCAN
MD134—Message Data 134	H'F91B	HCAN
MD135—Message Data 135	H'F91C	HCAN
MD136—Message Data 136	H'F91D	HCAN
MD137—Message Data 137	H'F91E	HCAN
MD138—Message Data 138	H'F91F	HCAN


MD131	MSG_DATA_1 (8 bits)
MD132	MSG_DATA_2 (8 bits)
MD133	MSG_DATA_3 (8 bits)
MD134	MSG_DATA_4 (8 bits)
MD135	MSG_DATA_5 (8 bits)
MD136	MSG_DATA_6 (8 bits)
MD137	MSG_DATA_7 (8 bits)
MD138	MSG_DATA_8 (8 bits)

MD141—Message Data 141	H'F920	HCAN
MD142—Message Data 142	H'F921	HCAN
MD143—Message Data 143	H'F922	HCAN
MD144—Message Data 144	H'F923	HCAN
MD145—Message Data 145	H'F924	HCAN
MD146—Message Data 146	H'F925	HCAN
MD147—Message Data 147	H'F926	HCAN
MD148—Message Data 148	H'F927	HCAN

MD141	MSG_DATA_1 (8 bits)
MD142	MSG_DATA_2 (8 bits)
MD143	MSG_DATA_3 (8 bits)
MD144	MSG_DATA_4 (8 bits)
MD145	MSG_DATA_5 (8 bits)
MD146	MSG_DATA_6 (8 bits)
MD147	MSG_DATA_7 (8 bits)
MD148	MSG_DATA_8 (8 bits)

MD151—Message Data 151	H'F928	HCAN
MD152—Message Data 152	H'F929	HCAN
MD153—Message Data 153	H'F92A	HCAN
MD154—Message Data 154	H'F92B	HCAN
MD155—Message Data 155	H'F92C	HCAN
MD156—Message Data 156	H'F92D	HCAN
MD157—Message Data 157	H'F92E	HCAN
MD158—Message Data 158	H'F92F	HCAN

MD151	MSG_DATA_1 (8 bits)
MD152	MSG_DATA_2 (8 bits)
MD153	MSG_DATA_3 (8 bits)
MD154	MSG_DATA_4 (8 bits)
MD155	MSG_DATA_5 (8 bits)
MD156	MSG_DATA_6 (8 bits)
MD157	MSG_DATA_7 (8 bits)
MD158	MSG_DATA_8 (8 bits)



Note: * Only 0 can be written, to clear the flag.

PWOCR1—PV	VM Outp	ut Contro	ol Register	r 1	H'FC02	}		PWI	М1
Bit	7	6	5	4	3	2	1	0	_
	OE1H	OE1G	OE1F	OE1E	OE1D	OE1C	OE1B	OE1A	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				Outp	out Enable				
				0	PWM out	put is disa	bled		
				1	PWM out	put is enat	oled		
PWPR1—PWI	M Polarity	y Register	· 1		H'FC04	ļ		PWI	М1
D:+	7	6	5	1	2	0	4	0	

2 Bit 6 5 4 3 0 OPS1H OPS1G OPS1F OPS1D OPS1C OPS1B OPS1E OPS1A 0 Initial value 0 0 0 0 0 0 0 R/W R/W R/W Read/Write R/W R/W R/W R/W R/W Output Polarity Salact

Out	put Folanty Select
0	PWM direct output
1	PWM inverse output

PWCYR1-	PWCYR1—PWM Cycle Register 1								H'FC06								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		-	_	-	_	_											
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Read/Write	_	_	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Set the PWM conversion cycle

PWM1

PWBFR1A—PWM Buffer Register 1A

PWBFR1C- PWBFR1E- PWBFR1G	–PW	VM B	uffer	Regi	ster 1	1E	H'FC0A H'FC0C H'FC0E								P	WM1 WM1 WM1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	-	_	отѕ	_	_	DT9	DT8	DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0
Initial value	1	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0
Read/Write	_	_	_	R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
								Du Th	,	a tran	sferre	ed to I	oits 9	to 0 ir	n PW	DTR1


H'FC08

Output Terminal Select

The data transferred to bit 12 of PWDTR1

Register	OTS	Description
PWDTR1A	0	PWM1A output selected
	1	PWM1B output selected
PWDTR1C	0	PWM1C output selected
	1	PWM1D output selected
PWDTR1E	0	PWM1E output selected
	1	PWM1F output selected
PWDTR1G	0	PWM1G output selected
	1	PWM1H output selected

Note: When a PWCYR1 compare match occurs, data is transferred from PWBFR1A to PWDTR1A, from PWBFR1C to PWDTR1C, from PWBFR1E to PWDTR1E, and from PWBFR1G to PWDTR1G.



Note: * Only 0 can be written, to clear the flag.

Read/Write

R/W

R/W

R/W

PWOCR2—PV	VM Outp	ut Contro	ol Registe	r 2	H'FC12			PW	M2
Bit	7	6	5	4	3	2	1	0	
	OE2H	OE2G	OE2F	OE2E	OE2D	OE2C	OE2B	OE2A	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				Outp 0		put is disa put is enal			
PWPR2—PWI	M Polarity	y Register	· 2		H'FC14	ı		PW	M2
Bit	7	6	5	4	3	2	1	0	_
	OPS2H	OPS2G	OPS2F	OPS2E	OPS2D	OPS2C	OPS2B	OPS2A	
Initial value	0	0	0	0	0	0	0	0	-

R/W

Output Polarity Select

R/W

PWM direct output
 PWM inverse output

R/W

R/W

R/W

PWCYR2-	WCYR2—PWM Cycle Register 2									H'FC16						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_	_	_	_	_										
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	_	_	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Set the PWM conversion cycle

PWBFR2A—PWM Buffer Register 2A

PWBFR2B—PWM Buffer Register 2B

PWBFR2C—PWM Buffer Register 2C

PWM2

PWM2

PWM2

PWBFR2D	—PV	VM I	Buffe	r Reg	ister	2D		'FC1	E		PWM2					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	TDS	_	_	DT9	DT8	DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0
Initial value	1	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0
Read/Write	_	_	_	R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			_									ata tra	ansfe	rred to	o bits	9 to 0

Transfer Destination Select
Selects the PWDTR2 register to which data is to be transferred

H'FC18

H'FC1A

H'FC1C

Register	TDS	Description
PWBFR2A	0	PWDTR2A selected
	1	PWDTR2E selected
PWBFR2B	0	PWDTR2B selected
	1	PWDTR2F selected
PWBFR2C	0	PWDTR2C selected
	1	PWDTR2G selected
PWBFR2D	0	PWDTR2D selected
	1	PWDTR2H selected

Note: When a PWCYR2 compare match occurs, data is transferred from PWBFR2A to PWDTR2A or PWDTR2E, from PWBFR2B to PWDTR2B or PWDTR2F, from PWBFR2C to PWDTR2C or PWDTR2G, and from PWBFR2D to PWDTR2D or PWDTR2H.

PHDDR—Por	Register	H'FC20				Port			
Bit	7	6	5	4	3	2	1	0	
	PH7DDR	PH6DDR	PH5DDR	PH4DDR	PH3DDR	PH2DDR	PH1DDR	PH0DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Read/Write

R/W

R/W

PJDDR—Port	J Data Di	rection R	egister		H'FC21			Port
Bit	7	6	5	4	3	2	1	0
	PJ7DDR	PJ6DDR	PJ5DDR	PJ4DDR	PJ3DDR	PJ2DDR	PJ1DDR	PJ0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
PKDDR—Port	t K Data I	Direction	Register		H'FC22			Port
Bit	7	6	5	4	3	2	1	0
	PK7DDR	PK6DDR	_	_	_	_	_	_
Initial value	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	W	W	_	_	_	_	_	_
PHDR—Port I	H Data Re	egister			Port			
Bit	7	6	5	4	3	2	1	0
Bit	7 PH7DR	6 PH6DR	5 PH5DR	4 PH4DR	3 PH3DR	2 PH2DR	1 PH1DR	0 PH0DR
Bit Initial value		_			_			
	PH7DR	PH6DR	PH5DR	PH4DR	PH3DR	PH2DR	PH1DR	PH0DR
Initial value	PH7DR 0 R/W	PH6DR 0 R/W	PH5DR 0	PH4DR 0	PH3DR 0	PH2DR 0 R/W	PH1DR 0	PH0DR 0
Initial value Read/Write	PH7DR 0 R/W	PH6DR 0 R/W	PH5DR 0	PH4DR 0	PH3DR 0 R/W	PH2DR 0 R/W	PH1DR 0	PH0DR 0 R/W
Initial value Read/Write PJDR—Port J	PH7DR 0 R/W Data Reg	PH6DR 0 R/W	PH5DR 0 R/W	PH4DR 0 R/W	PH3DR 0 R/W H'FC25	PH2DR 0 R/W	PH1DR 0 R/W	PH0DR 0 R/W Port
Initial value Read/Write PJDR—Port J	PH7DR 0 R/W Data Reg	PH6DR 0 R/W ister 6	PH5DR 0 R/W	PH4DR 0 R/W	PH3DR 0 R/W H'FC25	PH2DR 0 R/W	PH1DR 0 R/W	PH0DR 0 R/W Port
Initial value Read/Write PJDR—Port J Bit	PH7DR 0 R/W Data Reg 7 PJ7DR	PH6DR 0 R/W ister 6 PJ6DR	PH5DR 0 R/W 5 PJ5DR	PH4DR 0 R/W 4 PJ4DR	PH3DR 0 R/W H'FC25 3 PJ3DR	PH2DR 0 R/W 2 PJ2DR	PH1DR 0 R/W 1 PJ1DR	PH0DR 0 R/W Port 0 PJ0DR
Initial value Read/Write PJDR—Port J Bit Initial value	PH7DR 0 R/W Data Reg 7 PJ7DR 0 R/W	PH6DR 0 R/W ister 6 PJ6DR 0 R/W	PH5DR 0 R/W 5 PJ5DR 0	PH4DR 0 R/W 4 PJ4DR 0	PH3DR 0 R/W H'FC25 3 PJ3DR 0	PH2DR 0 R/W 2 PJ2DR 0 R/W	PH1DR 0 R/W 1 PJ1DR 0	PH0DR 0 R/W Port 0 PJ0DR 0
Initial value Read/Write PJDR—Port J Bit Initial value Read/Write	PH7DR 0 R/W Data Reg 7 PJ7DR 0 R/W	PH6DR 0 R/W ister 6 PJ6DR 0 R/W	PH5DR 0 R/W 5 PJ5DR 0	PH4DR 0 R/W 4 PJ4DR 0	PH3DR 0 R/W H'FC25 3 PJ3DR 0 R/W	PH2DR 0 R/W 2 PJ2DR 0 R/W	PH1DR 0 R/W 1 PJ1DR 0	PHODR 0 R/W Port 0 PJODR 0 R/W
Initial value Read/Write PJDR—Port J Bit Initial value Read/Write PKDR—Port I	PH7DR 0 R/W Data Reg 7 PJ7DR 0 R/W	PH6DR 0 R/W ister 6 PJ6DR 0 R/W	PH5DR 0 R/W 5 PJ5DR 0 R/W	PH4DR 0 R/W 4 PJ4DR 0 R/W	PH3DR 0 R/W H'FC25 3 PJ3DR 0 R/W H'FC26	PH2DR 0 R/W 2 PJ2DR 0 R/W	PH1DR 0 R/W 1 PJ1DR 0 R/W	PHODR 0 R/W Port 0 PJODR 0 R/W Port

PORTH—Port	H Regist	er			Port				
Bit	7	6	5	4	3	2	1	0	
	PH7	PH6	PH5	PH4	РН3	PH2	PH1	PH0	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	

Note: * Determined by the state of PH7 to PH0.

PORTJ—Port	J Registe	r		H'FC29					
Bit	7	6	5	4	3	2	1	0	_
	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0	
Initial value	*	*	*	*	*	*	*	*	•
Read/Write	R	R	R	R	R	R	R	R	

Note: * Determined by the state of PJ7 to PJ0.

PORTK—Port	K Regist	er		H'FC2A					Port	
Bit	7	6	5	4	3	2	1	0		
	PK7	PK6	_	_	_	_	_	_		
Initial value	*	*	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined		
Read/Write	R	R	_	_	_	_	_	_		

Note: * Determined by state of pins PF7 and PF6.

LPCR—LCD Port Control Register

H'FC30

LCD

Bit	7	6	5	4	3	2	1	0
	DTS1	DTS0	CMX	_	SGS3	SGS2	SGS1	SGS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W

Segment Driver Select (H8S/2646, H8S/2646R, H8S/2645)

	511 511 61 65166 (1166/2616) 1166/2616)											
Bit 3	Bit 2	Bit 1	Bit 0		Function of Pins SEG24 to SEG1							
SGS3	SGS2	SGS1	SGS0	SEG24 to SEG17	SEG16 to SEG13	SEG12 to SEG9	SEG8 to SEG5	SEG4 to SEG1	Notes			
0	0	0	0	Port	Port	Port	Port	Port	Initial value (external expansion enabled)			
			1	SEG	Port	Port	Port	Port	External expansion			
		1	0	SEG	SEG	Port	Port	Port	not possible			
			1	SEG	SEG	SEG	Port	Port				
	1	0	0	SEG	SEG	SEG	SEG	Port				
			1	SEG	SEG	SEG	SEG	SEG				
		1	*	Settting prohibited	Settting prohibited	Settting prohibited	Settting prohibited	Settting prohibited				
1	*	*	*	Settting prohibited	Settting prohibited	Settting prohibited	Settting prohibited	Settting prohibited				

*: Don't care

Note: When using external expansion, set a value of 0000 for SGS3 to SGS0. When the setting of SGS3 to SGS0 is 0000, COM4 to COM1 also function as ports.

Segment Driver Select (H8S/2648, H8S/2648R, H8S/2647)

Bit 3	Bit 2	Bit 1	Bit 0		Function of Pins SEG40 to SEG1								
SGS3	SGS2	SGS1	SGS0	SEG40 to SEG33	SEG32 to SEG29	SEG28 to SEG25	SEG24 to SEG21	SEG20 to SEG17	SEG16 to SEG13	SEG12 to SEG9	SEG8 to SEG5	SEG4 to SEG1	Notes
0	0	0	0	Port	Port	Port	Port	Port	Port	Port	Port	Port	Initial value (external expansion enabled)
			1	SEG	Port	Port	Port	Port	Port	Port	Port	Port	External expansion
		1	0	SEG	SEG	Port	Port	Port	Port	Port	Port	Port	not possible
			1	SEG	SEG	SEG	Port	Port	Port	Port	Port	Port	
	1	0	0	SEG	SEG	SEG	SEG	Port	Port	Port	Port	Port	
			1	SEG	SEG	SEG	SEG	SEG	Port	Port	Port	Port	
		1	0	SEG	SEG	SEG	SEG	SEG	SEG	Port	Port	Port	
			1	SEG	SEG	SEG	SEG	SEG	SEG	SEG	Port	Port	
1	*	*	0	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	Port	
			1	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	

Note: When using external expansion, set a value of 0000 for SGS3 to SGS0. When the setting of SGS3 to SGS0 is 0000, COM4 to COM1 also function as ports.

*: Don't care

Duty Cycle Select/Common Function Select

Duty O	, 0.0 00.0	200 00	iiiioii i dilotto	00.001							
Bit 7	Bit 6	Bit 5	Duty Cycle	Common Drivers	Notes						
DTS1	DTS0	CMX	Duty Cycle	Common Drivers	Notes						
0	0	0	Static	COM1	COM4, COM3, and COM2 can be used as ports (Initial value)						
		1		COM4 to COM1	COM4, COM3, and COM2 output the same waveform as COM1						
	1	0	1/2 duty	COM2 to COM1	COM4 and COM3 can be used as ports						
		1		COM4 to COM1	COM4 outputs the same waveform as COM3, and COM2 outputs the same waveform as COM1						
1	0	0	1/3 duty	COM3 to COM1	COM4 can be used as a port						
		1		COM4 to COM1	Do not use COM4						
	1	*	1/4 duty	COM4 to COM1	_						

Note: COM4 to COM1 function as ports when the setting of SGS3 to SGS0 is 0000 (initial value).

*: Don't care

LCR—LCD Control Register

H'FC31

LCD

Bit	7	6	5	4	3	2	1	0
	_	PSW	ACT	DISP	CKS3	CKS2	CKS1	CKS0
Initial value	1	0	0	0	0	0	0	0
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Frame	rame Frequency Select											
Bit 3	Bit 2	Bit 1	Bit 0	Operating Clock	Frame Frequency*1							
CKS3	CKS2	CKS1	CKS0		φ = 20 MHz							
0	*	0	0	фsuв	128 Hz*2							
			1	φ _{SUB} /2	64 Hz* ²							
		1	*	φ _{SUB} /4	32 Hz*2							
1	0	0	0	φ/8	4880 Hz							
			1	φ/16	2440 Hz							
		1	0	φ/32	1220 Hz							
			1	ф/64	610 Hz							
	1	0	0	φ/128	305 Hz							
			1	φ/256	152.6 Hz							
		1	0	φ/512	76.3 Hz							
			1	φ/1024	38.1 Hz							

*: Don't care

Notes: 1. When 1/3 duty is selected, the frame frequency is 4/3 times the value shown.

2. This is the frame frequency when ϕ_{SUB} = 32.768 kHz.

Display Data Control

0	Blank data is displayed
1	LCD RAM data is display

Display Function Activate

0	LCD controller/driver operation halted
1	LCD controller/driver operates

LCD Power Supply Split-Resistance Connection Control

0	LCD power supply split-resistance is disconnected from V_{CC}
1	LCD power supply split-resistance is connected to V _{CC}

LCD-LCD RAM

LCR2—LCD Control Register 2				H'FC32					CD
Bit	7	6	5	4	3	2	1	0	_
	LCDAB	_	_	_	_	_	_	_	
Initial value	0	1	1	0	0	0	0	0	-
Read/Write	R/W	_	_	_	_	_	_	_	
	A Wave	form/B Wa	aveform S	witching C	ontrol				
	0 Driv	e using A	waveform	า					
	1 Driv	e using B	waveform	า					

H'FC40 to H'FC53


MSTPCRD-Module Stop Control Register D **System** H'FC60 Bit 7 6 MSTPD7 MSTPD6 Initial value 1 1 Undefined Undefined Undefined Undefined Undefined Read/Write R/W R/W Module Stop Module stop mode is cleared Module stop mode is set

LCD

SBYCR—Standby Control Register H'FDE4 **System** Bit 7 6 5 4 3 2 0 SSBY STS2 STS₁ OPE STS₀ 0 0 1 0 1 1 0 Initial value Read/Write R/W R/W R/W R/W R/W Output Port Enable In software standby mode, watch mode, and when making a direct transition, address bus and bus control signals are high-impedance In software standby mode, watch mode, and when making a direct transition, the output state of the address bus and bus control signals is retained Standby Timer Select 2 to 0 0 0 Standby time = 8192 states 1 Standby time = 16384 states 1 0 Standby time = 32768 states 1 Standby time = 65536 states 1 0 0 Standby time = 131072 states 1 Standby time = 262144 states 1 Reserved 0 1 Standby time = 16 states

Software Standby

- Shifts to sleep mode when the SLEEP instruction is executed in high-speed mode or medium-speed mode
 - Shifts to sub-sleep mode when the SLEEP instruction is executed in subactive mode
- Shifts to software standby mode, subactive mode, and watch mode when the SLEEP instruction is executed in high-speed mode or medium-speed mode Shifts to watch mode or high-speed mode when the SLEEP instruction is executed in subactive mode



MAC Saturation


0	Non-saturating calculation for MAC instruction
1	Saturating calculation for MAC instruction

SCKCR—System Clock Control Register H'FDE6 **System** Bit 7 2 0 6 3 1 4 **PSTOP STCS** SCK2 SCK1 SCK₀ Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W System Clock Select-0 0 0 Bus master in high-speed mode 1 Medium-speed clock is $\phi/2$ 1 0 Medium-speed clock is $\phi/4$ 1 Medium-speed clock is $\phi/8$ 1 0 0 Medium-speed clock is $\phi/16$ 1 Medium-speed clock is $\phi/32$ 1 Frequency Multiplication Factor Switching Mode Select Specified multiplication factor is valid after transition to software standby mode, watch mode, or subactive mode Specified multiplication factor is valid immediately after STC

bits are rewritten

1			
DDR	0	1	1
PSTOP	_	0	1
Hardware standby mode	High impedance	High impedance	High impedance
Software standby mode,	High impedance	Fixed high	Fixed high
watch mode, and direct transition			
Sleep mode and subsleep mode	High impedance	φ output	Fixed high
High-speed mode, medium-speed	High impedance	φ output	Fixed high
mode, and subactive mode			

MDCR—Mode	Control	Register			H'FDE7				System	
Bit	7	6	5	4	3	2	1	0	_	
	_	_	_	_	_	MDS2	MDS1	MDS0		
Initial value	1	0	0	0	0	*	*	*	-	
Read/Write	_	_	_	_	_	R	R	R		
Note: * Dete	ermined by		Indicate	elect 2 to (the input I 2 to MD0						




MSTPCRB—N	Module St	op Contro	l Registe	r B	H'FDE9)		System
Bit	7	6	5	4	3	2	1	0
	MSTPB7	MSTPB6	_	MSTPB4	мѕтрвз	MSTPB2	MSTPB1	MSTPB0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W
				Mod	ule Stop			_
				0	Module st	top mode i	is cleared	
				1	Module st	top mode i	is set	

MSTPCRC—Module Stop Control Register C H'FDEA System								1	
Bit	7	6	5	4	3	2	1	0	
	MSTPC7	_	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0	
Initial value	1	1	1	1	1	1	1	1	
Read/Write	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	
				Mod	ule Stop			_	
				0	Module st	op mode i	s cleared		
				1	Module st	op mode i	s set		
								_	
PFCR—Pin Fu	ınction Co	ntrol Re	gister		H'FDEI	3		System	1
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	AE3	AE2	AE1	AE0	
Initial value	0	0	0	0	1/0	1/0	1	1/0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Address Output Enable 3 to 0 -

Auc	Address Output Eliable 3 to 0								
0	0	0	0	A8-A23 address output disabled (Initial value*)					
			1	A8 address output enabled; A9–A23 address output disabled					
		1	0	A8, A9 address output enabled; A10-A23 address output disabled					
			1	A8-A10 address output enabled; A11-A23 address output disabled					
	1	0	0	A8-A11 address output enabled; A12-A23 address output disabled					
			1	A8-A12 address output enabled; A13-A23 address output disabled					
		1	0	A8-A13 address output enabled; A14-A23 address output disabled					
			1	A8-A14 address output enabled; A15-A23 address output disabled					
1	0	0	0	A8-A15 address output enabled; A16-A23 address output disabled					
			A8-A16 address output enabled; A17-A23 address output disabled						
		1	0	A8-A17 address output enabled; A18-A23 address output disabled					
			1	A8-A18 address output enabled; A19-A23 address output disabled					
	1	0	0	0	0	0	A8-A19 address output enabled; A20-A23 address output disabled		
			1	A8-A20 address output enabled; A21-A23 address output disabled (Initial value*)					
		1	0	A8-A21 address output enabled; A22, A23 address output disabled					
			1	A8-A23 address output enabled					

Note: * In expanded mode of on-chip ROM validity, bits AE3 to AE0 are initialized to B'0000. In expanded mode of on-chip ROM invalidity, bits AE3 to AE0 are initialized to B'1101. Address pins A0 to A7 are made address outputs by setting the corresponding DDR bits to 1.




Note: * Always set high-speed mode when shifting to watch mode or subactive mode.

Direct Transition ON Flag

- When the SLEEP instruction is executed in high-speed mode or medium-speed mode, operation shifts to sleep mode, software standby mode, or watch mode*
 - When the SLEEP instruction is executed in subactive mode, operation shifts to subsleep mode or watch mode
- When the SLEEP instruction is executed in high-speed mode or medium-speed mode, operation shifts directly to subactive mode*, or shifts to sleep mode or software standby mode
 - When the SLEEP instruction is executed in subactive mode, operation shifts directly to high-speed mode, or shifts to subsleep mode

Note: * Always set high-speed mode when shifting to watch mode or subactive mode.

BARA—Br BARB—Br				•	٠.			H'FE00 H'FE04								PBC PBC					
Bit	31	•••	24	23	22	21	20	19	18	17	16	•••	7	6	5	4	3	2	1	0	
		•••	_	BAA 23	BAA 22	BAA 21	BAA 20	BAA 19	BAA 18	BAA 17	BAA 16	•••	BAA 7	BAA 6	BAA 5	BAA 4	BAA 3	BAA 2	BAA 1	BAA 0	
Initial value Read/Write	Unde- fined	•••	fined	-	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W		0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 ' R/W	
								ak Ad			o 0 — I A or	B bre	eak ac	ldress	;						



Notes: BCRB is the channel B break control register.
The bit configuration is the same as for BCRA.

* Only a 0 may be written to this bit to clear the flag.

ISCRH—IRQ ISCRL—IRQ		•	-		H'FE12 H'FE12	_	Interrupt Controller Interrupt Controller		
ISCRH									
Bit	15	14	13	12	11	10	9	8	
	_	_	_	_	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ISCRL									
Bit	7	6	5	4	3	2	1	0	
	IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

IRQ5 to IRQ0 sense control A and B

IRQ5SCB to IRQ0SCB	IRQ5SCA to IRQ0SCA	Description
0	0	Interrupt request generated at IRQ5 to IRQ0 input at low level
	1	Interrupt request generated at falling edge of IRQ5 to IRQ0 input
1	0	Interrupt request generated at rising edge of IRQ5 to IRQ0 input
	1	Interrupt request generated at both falling and rising edges of IRQ5 to IRQ0 input

IER—IRQ Ena	able Regis	ster			H'FE14		Interrupt Controller		
Bit	7	6	5	4	3	2	1	0	
	_	_	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
			0 IR	IRQ0 Ena Qn interrup Qn interrup	ots disable ots enable				

ISR—IRQ Sta	tus Regis	ter			H'FE15		Interrupt Controlle		
Bit	7	6	5	4	3	2	1	0	
	_	_	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	
	0 [Cle • Cl • W is • W	 Cleared by reading IRQnF when IRQnF = 1, then writing 0 to IRQnF flag When interrupt exception handling is executed while low-level detection is set (IRQnSCB = IRQnSCA = 0) and IRQn input is high When IRQn interrupt exception handling is executed while falling, rising, 							
	• W M	. [[]							
	When IRQn input goes low when low-level detection is set (IRQnSCB = IRQnSCA = 0) When a falling edge occurs in IRQn input when falling edge detection is set (IRQnSCB = 0, IRQnSCA = 1) When a rising edge occurs in IRQn input when rising edge detection is set (IRQnSCB = 1, IRQnSCA = 0) When a falling or rising edge occurs in IRQn input when both-edge detection is set (IRQnSCB = IRQnSCA = 1)						ection is		

(n = 5 to 0)

Note: * Only 0 can be written, to clear the flag.


DTCER—DTC Enable Register A	H'FE16	DTC
DTCER—DTC Enable Register B	H'FE17	DTC
DTCER—DTC Enable Register C	H'FE18	DTC
DTCER—DTC Enable Register D	H'FE19	DTC
DTCER—DTC Enable Register E	H'FE1A	DTC
DTCER—DTC Enable Register F	H'FE1B	DTC
DTCER—DTC Enable Register G	H'FE1C	DTC
DTCER—DTC Enable Register I	H'FE1E	DTC

Bit	7	6	5	4	3	2	1	0
	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

DTC Activation Enable

- O DTC activation by interrupt is disabled [Clearing conditions]
 - When the DISEL bit is 1 and the data transfer has ended
 - When the specified number of transfers have ended
- DTC activation by interrupt is enabled [Holding condition]When the DISEL bit is 0 and the specified nu

When the DISEL bit is 0 and the specified number of transfers have not ended




Notes: 1. Only 1 can be written to the SWDTE bit.

2. Bits DTVEC6 to DTVEC0 can be written to when SWDTE = 0.

PCR—PPG Output Control Register H'FE26 **PPG** Bit 7 5 2 6 4 3 0 G3CMS1|G3CMS0|G2CMS1|G2CMS0|G1CMS1|G1CMS0|G0CMS1|G0CMS0 1 1 1 1 Initial value 1 1 1 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Group 0 Compare Match Select Compare match in TPU channel 0 Compare match in TPU channel 1 1 1 Compare match in TPU channel 2 0 Compare match in TPU channel 3 Group 1 Compare Match Select 0 Compare match in TPU channel 0 Compare match in TPU channel 1 1 0 Compare match in TPU channel 2 Compare match in TPU channel 3 Group 2 Compare Match Select 0 Compare match in TPU channel 0 1 Compare match in TPU channel 1 1 Compare match in TPU channel 2 0 Compare match in TPU channel 3 1 Group 3 Compare Match Select Compare match in TPU channel 0 1 Compare match in TPU channel 1 1 0 Compare match in TPU channel 2

Compare match in TPU channel 3



NDERH—Nex	t Data En	able Regi	ster H		H'FE28				
Bit	7	6	5	4	3	2	1	0	_
	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8	
Initial value	0	0	0	0	0	0	0	0	-
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Ë	(NDR1	outputs PC 5 to NDRO outputs PC	D15 to PO	ransferred 8 are enal	to POD15)	

NDERL—Next	t Data En	able Regi	ster L		H'FE29			P	PG
Bit	7	6	5	4	3	2	1	0	
	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		(NDR7	outputs P0 to NDR0 outputs P0	are not tra	ansferred t are enabl	o POD7 to			

PODRH—Out	DDRH—Output Data Register H					H'FE2A					
Bit	7	6	5	4	3	2	1	0			
	POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*			

Note: * A bit that has been set for pulse output by NDER is read-only.

PODRL—Out	put Data	Register I			PPG				
Bit	7	6	5	4	3	2	1	0	
	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	

Note: * A bit that has been set for pulse output by NDER is read-only.

NDRH—Next Data Register H

H'FE2C, H'FE2E

PPG

Same Trigger for Pulse Output Groups

Address	H'FE2C
---------	--------

Bit	7	6	5	4	3	2	1	0
	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address H'FE2E

Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_
Initial value	1	1	1	1	1	1	1	1
Read/Write	_	_	_	_	_	_	_	_

Different Triggers for Pulse Output Groups

Address H'FE2C

Bit	7	6	5	4	3	2	1	0
	NDR15	NDR14	NDR13	NDR12	_	_	_	_
Initial value	0	0	0	0	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	_	_	_	_

Address H'FE2E

Bit	7	6	5	4	3	2	1	0
	_	_	_	_	NDR11	NDR10	NDR9	NDR8
Initial value	1	1	1	1	0	0	0	0
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W

Note: For details, see section 11.2.4, Notes on NDR Access.

NDRL—Next Data Register L

H'FE2D, H'FE2F

PPG

Same Trigger for Pulse Output Groups

Address	H'FE2D
---------	--------

Bit	7	6	5	4	3	2	1	0
	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address H'FE	E2F							
Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_

Different Triggers for Pulse Output Groups

1

Address H'FE2D

Initial value

Read/Write

Bit	7	6	5	4	3	2	1	0
	NDR7	NDR6	NDR5	NDR4	_	_	_	_
Initial value	0	0	0	0	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	_	_	_	_

Address H'FE2F

Bit	7	6	5	4	3	2	1	0
	_	_	_	_	NDR3	NDR2	NDR1	NDR0
Initial value	1	1	1	1	0	0	0	0
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W

Note: For details, see section 11.2.4, Notes on NDR Access.

P1DDR—Port 1 Data Direction Register						Port			
Bit	7	6	5	4	3	2	1	0	
	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W		

Specify input or output for each of the pins in port 1

P2DDR—Port 2 Data Direction Register				H'FE31				Port	
Bit	7	6	5	4	3	2	1	0	
	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Specify input or output for each of the pins in port 2

P3DDR—Port 3 Data Direction Register			egister		Port				
Bit	7	6	5	4	3	2	1	0	
	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Specify input or output for each of the pins in port 3

P5DDR—Port 5 Data Direction Register			egister		Port				
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	_	P52DDR	P51DDR	P50DDR	1
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	0	0	0	
Read/Write	_	_	_	_	_	W	W	W	

Specify input or output for each of the pins in port 5.

PADDR—Port A Data Direction Register					H'FE39	Port			
Bit	7	6	5	4	3	2	1	0	,
	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Specify input or output for each of the pins in port A

PBDDR—Port B Data Direction Register				H'FE3A				Por	
Bit	7	6	5	4	3	2	1	0	
	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Specify input or output for each of the pins in port B

PCDDR—Port C Data Direction Register				H'FE3B				Por	
Bit	7	6	5	4	3	2	1	0	
	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Specify input or output for each of the pins in port C

PDDDR—Port D Data Direction Register					H'FE3C				
Bit	7	6	5	4	3	2	1	0	
	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Specify input or output for each of the pins in port D

PEDDR—Port E Data Direction Register					H'FE3D		Port		
Bit	7	6	5	4	3	2	1	0	
	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Specify input or output for each of the pins in port E

PFDDR—Port F Data Direction Register						Por		
Bit	7	6	5	4	3	2	1	0
	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	_	PF0DDR
Modes 4, 5, 6								
Initial value	1	0	0	0	0	0	Undefined	0
Read/Write	W	W	W	W	W	W	_	W
Mode 7								
Initial value	0	0	0	0	0	0	Undefined	0
Read/Write	W	W	W	W	W	W	_	W

Specify input or output for each of the pins in port F

PAPCR—Port A MOS Pull-Up Control Register					H'FE40			Po	ort
Bit	7	6	5	4	3	2	1	0	
	PA7PCR	PA6PCR	PA5PCR	PA4PCR	PA3PCR	PA2PCR	PA1PCR	PA0PCR	ı
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Control the MOS input pull-up function incorporated into port A

PBPCR—Port B MOS Pull-Up Control Register					H'FE41			Po	ort
Bit	7	6	5	4	3	2	1	0	,
	PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR	PB0PCR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Control the MOS input pull-up function incorporated into port B

PCPCR—Port	H'FE42			P	ort				
Bit	7	6	5	4	3	2	1	0	_
	PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR	
Initial value	0	0	0	0	0	0	0	0	•
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Control the MOS input pull-up function incorporated into port C

PDPCR—Port D MOS		Pull-Up C	ontrol Re	gister	H'FE43		Port		
Bit	7	6	5	4	3	2	1	0	_
	PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Control the MOS input pull-up function incorporated into port D

PEPCR—Port	E MOS P	Pull-Up Co	ontrol Re	gister	H'FE44		Por		
Bit	7	6	5	4	3	2	1	0	
	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
					I				

Control the MOS input pull-up function incorporated into port E

P3ODR—Port	3 Open D	rain Con	H'FE46			Po	r		
Bit	7	6	5	4	3	2	1	0	
	P37ODR	P36ODR	P35ODR	P34ODR	P33ODR	P32ODR	P31ODR	P30ODR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Control whether PMOS is on or off for each port 3 pin

PAODR—Port A Open Drain Control Register H'FE47											
Bit	7	6	5	4	3	2	1	0			
	PA7ODR	PA6ODR	PA5ODR	PA4ODR	PA3ODR	PA2ODR	PA10DR	PA00DR			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			

Control whether PMOS is on or off for each port A pin

PBODR—Port	B Open l	Drain Cor	H'FE48			Por			
Bit	7	6	5	4	3	2	1	0	
	PB7ODR	PB6ODR	PB5ODR	PB4ODR	PB3ODR	PB2ODR	PB10DR	PB0ODR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Control whether PMOS is on or off for each port B pin

PCODR—Por	t C Open 1	Drain Co	ntrol Reg	ister	H'FE49			Po	ort
Bit	7	6	5	4	3	2	1	0	
	PC7ODR	PC6ODR	PC5ODR	PC40DR	PC3ODR	PC2ODR	PC10DR	PC0ODR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Control whether PMOS is on or off for each port C pin

TCR3—Timer Control Register 3 H'FE80 TPU3 7 5 3 2 0 Bit 6 4 1 CCLR2 CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC₁ TPSC0 Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Time Prescaler Internal clock: counts on 6/1 1 Internal clock: counts on $\phi/4$ 1 Internal clock: counts on 6/16 Internal clock: counts on \$\phi/64\$ 1 0 0 External clock: counts on TCLKA pin input Internal clock: counts on \$\phi/1024\$ 1 1 0 Internal clock: counts on $\phi/256$ Internal clock: counts on 6/4096 Clock Edge 0 0 Count at rising edge Count at falling edge

Note: Internal clock edge selection is valid when the input clock is $\phi/4$ or slower. This setting is ignored if the input clock is $\phi/1$, or when overflow/underflow of another channel is selected.

Counter Clear

1

0	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRA compare match/input capture
	1	0	TCNT cleared by TGRB compare match/input capture
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1
1	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRC compare match/input capture*2
	1	0	TCNT cleared by TGRD compare match/input capture*2
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1

Count at both edges

Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

> 2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

H8S/2648H F-Z I	ATIM									F	Appendix B	Internal I/O	Register
TMDR3—Ti	mer Mod	e Registei	3				H'	FE	81				TPU3
Bit	7	6	5	4			3			2	1	0	
	_	_	BFB	BFA			MD:	3	N	ID2	MD1	MD0	
Initial value	1	1	0	0			0			0	0	0	_
Read/Write	_	_	R/W	R/V	V		R/W	I	F	R/W	R/W	R/W	
					N	Mod	de -						
					0	0	0	0	Norn	nal operati	ion		
									1	Rese	erved		
								1	0	PWN	/I mode 1		
									1	PWN	/I mode 2		
							1	0	0	Phas	se counting	g mode 1	
									1	Phas	se counting	g mode 2	2
								1	0	Phas	se counting	g mode 3	3
									1	Phas	se counting	g mode 4	ŀ
						1	*	*	*	_			
									D 0			*: Don	
					Notes: 1. MD3 is a reser it should alway 2. Phase counting set for channel should always						vays be w iting mode inel 3. In th	ritten with cannot l nis case,	n 0. be 0
			Buf	fer Op	era	tior	ı A						
0 TGRA operates norma													

Buffer Operation B

0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation

TGRA and TGRC used together for buffer operation

TIOR3H—Timer I/O Control Register 3H H'FE82 TPU3 Bit 7 6 5 4 3 2 1 0 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0 Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W TGR3A I/O Control 0 0 0 TGR3A is Output disabled output 1 Initial output is 0 0 output at compare match compare output 0 1 output at compare match register 1 Toggle output at compare match 1 0 0 Output disabled 1 Initial output is 1 0 output at compare match output 0 1 1 output at compare match 1 Toggle output at compare match 0 0 0 TGR3A is Capture input Input capture at rising edge source is input 1 Input capture at falling edge capture TIOCA3 pin 1 Input capture at both edges register Capture input Input capture at TCNT4 count-up/ source is channel count-down 4/count clock

*: Don't care

TGR3B I/O Control

0	0	0	0	TGR3B is	Output disabled				
			1	output	Initial output is 0	0 output at compare match			
		1	0	compare register	output	1 output at compare match			
			1			Toggle output at compare match			
	1	0	0		Output disabled				
			1		Initial output is 1	0 output at compare match			
		1	0	c	output	1 output at compare match			
			1			Toggle output at compare match			
1	0	0	0	TGR3B is	Capture input	Input capture at rising edge			
			1	input capture	source is TIOCB3 pin	Input capture at falling edge			
		1	*	register	ПОСВЗ ріп	Input capture at both edges			
	1	*	*	Š	Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/count-down*1			

*: Don't care

Note: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and φ/1 is used as the TCNT4 count clock, this setting is invalid and input capture is not generated.

TIOR3L—Timer I/O Control Register 3L H'FE83 TPU3 Bit 7 6 5 4 3 2 1 0 IOD3 IOD2 IOD1 IOC3 IOC2 IOC1 IOD0 IOC₀ 0 0 0 0 0 0 0 Initial value 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W TGR3C I/O Control 0 0 0 TGR3C is Output disabled output 1 Initial output is 0 0 output at compare match compare output 0 1 output at compare match register*1 1 Toggle output at compare match 0 0 Output disabled Initial output is 1 1 0 output at compare match output 1 0 1 output at compare match 1 Toggle output at compare match 1 0 0 0 TGR3C is Capture input Input capture at rising edge input source is 1 Input capture at falling edge capture TIOCC3 pin 1 Input capture at both edges register*1 1 Capture input Input capture at TCNT4 count-up/

*: Don't care

Note: 1. When the BFA bit in TMDR3 is set to 1 and TGR3C is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

count-down

source is channel

4/count clock

TGR3D I/O Control


		_		TILLOI						
0	0	0	0	TGR3D is	Output disabled					
			1	output compare	Initial output is 0	0 output at compare match				
		1	0	register*2	output	1 output at compare match				
			1	_		Toggle output at compare match				
	1	0	0		Output disabled					
			1		Initial output is 1	0 output at compare match				
		1	0		output	1 output at compare match				
			1			Toggle output at compare match				
1	0	0	0	TGR3D is	Capture input	Input capture at rising edge				
			1	input capture	source is TIOCD3 pin	Input capture at falling edge				
		1	*	register*2	TIOCD3 piii	Input capture at both edges				
	1	*	*	,	Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/ count-down*1				

*: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and $\phi/1$ is used as the TCNT4 count clock, this setting is invalid and input capture is not generated.

When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.



A/D Conversion Start Request Enable

		•
п		A/D conversion start request generation disabled
I	1	A/D conversion start request generation enabled

TSR3—Timer Status Register 3 H'FE85 TPU3 Bit 7 5 3 2 0 4 **TCFV TGFD TGFC TGFB TGFA** 1 Initial value 1 0 0 0 0 0 0 Read/Write R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* Input Capture/Output Compare Flag A [Clearing conditions] . When DTC is activated by TGIA interrupt while DISEL bit of MRB in DTC is 0 • When 0 is written to TGFA after reading TGFA = 1 [Setting conditions] • When TCNT = TGRA while TGRA is functioning as output compare register • When TCNT value is transferred to TGRA by input capture signal while TGRA is functioning as input capture register Input Capture/Output Compare Flag B [Clearing conditions] • When DTC is activated by TGIB interrupt while DISEL bit of MRB in DTC is 0 • When 0 is written to TGFB after reading TGFB = 1 [Setting conditions] • When TCNT = TGRB while TGRB is functioning as output compare register • When TCNT value is transferred to TGRB by input capture signal while TGRB is functioning as input capture register Input Capture/Output Compare Flag C [Clearing conditions] • When DTC is activated by TGIC interrupt while DISEL bit of MRB in DTC is 0 • When 0 is written to TGFC after reading TGFC = 1 [Setting conditions] • When TCNT = TGRC while TGRC is functioning as output compare register • When TCNT value is transferred to TGRC by input capture signal while TGRC is functioning as input capture register Input Capture/Output Compare Flag D [Clearing conditions] • When DTC is activated by TGID interrupt while DISEL bit of MRB in DTC is 0 • When 0 is written to TGFD after reading TGFD = 1

Overflow Flag

[Clearing condition]
 When 0 is written to TCFV after reading TCFV = 1
 [Setting condition]
 When the TCNT value overflows (changes from H'FFFF to H'0000)

TGRD is functioning as input capture register

Note: * Can only be written with 0 for flag clearing.

[Setting conditions]

When TCNT = TGRD while TGRD is functioning as output compare register
 When TCNT value is transferred to TGRD by input capture signal while

TCNT3—Timer Counter 3										H'FE86						TPU	J 3
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Up-counter																

TGR3A—Timer General Register 3A TGR3B—Timer General Register 3B TGR3C—Timer General Register 3C TGR3D—Timer General Register 3D								H'FE88 H'FE8A H'FE8C H'FE8E							TPU3 TPU3 TPU3 TPU3	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value Bead/Write	1	1	1 R/W	1	1	1	1	1	1	1	1	1	1	1	1	1

TCR4—Timer Control Register 4 H'FE90 TPU4 Bit 7 6 5 4 3 2 1 0 CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 0 0 0 0 0 0 0 Initial value 0 Read/Write R/W R/W R/W R/W R/W R/W R/W Time Prescaler 0 0 Internal clock: counts on $\phi/1$ 0 Internal clock: counts on $\phi/4$ 1 1 Internal clock: counts on $\phi/16$ 0 Internal clock: counts on $\phi/64$ External clock: counts on TCLKA pin input 1 0 0 1 External clock: counts on TCLKC pin input 1 0 Internal clock: counts on $\phi/1024$ Counts on TCNT5 overflow/underflow Note: This setting is ignored when channel 4 is in phase counting mode. Clock Edge 0 0 Count at rising edge 1 Count at falling edge 1 Count at both edges Note: Internal clock edge selection is valid when the input clock is $\phi/4$ or slower. This setting is ignored if the input clock is $\phi/1$, or when overflow/underflow of another channel is selected. Counter Clear O TCNT clearing disabled 1 TCNT cleared by TGRA compare match/input capture 1 TCNT cleared by TGRB compare match/input capture 0 TCNT cleared by counter clearing for another channel 1

Note: * Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

performing synchronous clearing/synchronous operation*

Note: Bit 7 is reserved in channel 4.

It is always read as 0 and cannot be modified.

TMDR4—Ti	mer Mod	e Register	r 4		TPU4				
Bit	7	6	5	4	3	2	1	0	_
	_	_	_	_	MD3	MD2	MD1	MD0	
Initial value	1	1	0	0	0	0	0	0	•
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W	

Mod	de -										
0	0	0	0	Normal operation							
			1	Reserved							
		1	0	PWM mode 1							
			1	PWM mode 2							
	1	0	0	Phase counting mode 1							
			1	Phase counting mode 2							
		1	0	Phase counting mode 3							
			1	Phase counting mode 4							
1	*	*	*	_							

*: Don't care

Note: MD3 is a reserved bit. In a write, it should always be written with 0.

TIOR4—Timer I/O Control Register 4

H'FE92

TPU4

Bit	7	6	5	4	3	2	1	0
	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
							1	

TGR4A I/O Control -


	, .	., -		111101							
0	0	0	0	TGR4A is	Output disabled						
			1	output	Initial output is 0	0 output at compare match					
		1	0	compare register	output	1 output at compare match					
			1		Toggle output at compare match						
	1	0	0		Output disabled						
			1		Initial output is 1	0 output at compare match					
		1	0		output	1 output at compare match					
			1			Toggle output at compare match					
1	0	0	0	TGR4A is	Capture input	Input capture at rising edge					
			1	input	source is TIOCA4 pin	Input capture at falling edge					
		1	*	capture register	110CA4 pili	Input capture at both edges					
	1	*	*	3	Capture input source is TGR3A compare match/ input capture	Input capture at generation of TGR3A compare match/input capture					

^{*:} Don't care

TGR4B I/O Control

0	0	0	0	TGR4B is	Output disabled								
			1	output	Initial output is 0	0 output at compare match							
		1	0	compare register	output	1 output at compare match							
			1	J		Toggle output at compare match							
	1	0	0		Output disabled								
			1		Initial output is 1	0 output at compare match							
		1	0		output	1 output at compare match							
			1			Toggle output at compare match							
1	0	0	0	TGR4B is	Capture input	Input capture at rising edge							
			1	input capture	source is TIOCB4 pin	Input capture at falling edge							
		1	*	register	ПОСВ4 ріп	Input capture at both edges							
	1	*	*	3	Capture input source is TGR3C compare match/ input capture	Input capture at generation of TGR3C compare match/input capture							

*: Don't care




A/D conversion start request generation disabled A/D conversion start request generation enabled

TSR4—Timer	Status R	egister 4			H'FE9	5		TP	U4
Bit	7	6	5	4	3	2	1	0	
	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	
Initial value	1	1	0	0	0	0	0	0	
Read/Write	R	_	R/(W)*	R/(W)*	_	_	R/(W)*	R/(W)*	
	Underflow I 0 [Clear When 1 [Settir	Overflow Fla O [Clearin When C] Setting When the condition of its written the condition]	• When 0 is [Setting con • When TCN • When TCN • When TCN • TGRB is fu	0 [Clearir • When of MR • When of MR • When compa • When signal utput Compar onditions] C is activated written to TG diditions] NT = TGRB w NT value is transctioning as	ng conditions; DTC is activ B in DTC is (0) is written to conditions] TCNT = TGI are register TCNT value while TGRA e Flag B by TGIB interest after reactive input captures beading TCFV changes from	ated by TGIA o TGFA after RA while TGF is transferred is functioning errupt while D ding TGFB = functioning a FGRB by input e register = 1 m H'FFFF to I	interrupt whereading TGF RA is function of to TGRA by grass input cap USEL bit of M as output con ut capture sig	ing as output rinput capture sture register RB in DTC is 0	

Note: * Can only be written with 0 for flag clearing.

Count Direction Flag

0 TCNT counts down
1 TCNT counts up



Note: * These counters can be used as up/down-counters only in phase counting mode or when counting overflow/underflow on another channel. In other cases they function as up-counters.

TGR4A—Timer General Register 4A TGR4B—Timer General Register 4B															TPU4 TPU4	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCR5—Timer Control Register 5 H'FEA0 TPU5 3 2 Bit 6 5 4 0 7 1 CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 0 0 0 0 0 0 Initial value 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W Time Prescaler 0 0 Internal clock: counts on $\phi/1$ 0 Internal clock: counts on $\phi/4$ 1 Internal clock: counts on $\phi/16$ 0 Internal clock: counts on 6/64 1 0 0 External clock: counts on TCLKA pin input 1 External clock: counts on TCLKC pin input 1 0 Internal clock: counts on φ/256 External clock: counts on TCLKD pin input Note: This setting is ignored when channel 5 is in phase counting mode. Clock Edge 0 0 Count at rising edge 1 Count at falling edge 1 Count at both edges Note: Internal clock edge selection is valid when the input clock is $\phi/4$ or slower. This setting is ignored if the input clock is $\phi/1$, or when overflow/underflow of another channel is selected. Counter Clear 0 TCNT clearing disabled 1 TCNT cleared by TGRA compare match/input capture 1 TCNT cleared by TGRB compare match/input capture TCNT cleared by counter clearing for another channel

Note: * Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

performing synchronous clearing/synchronous operation*

Note: Bit 7 is reserved in channel 5.

It is always read as 0 and cannot be modified.

TMDR5—Ti	imer Mod	e Registe	r 5			TPU5			
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	MD3	MD2	MD1	MD0	
Initial value	1	1	0	0	0	0	0	0	•
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W	

Mod	de -										
0	0	0	0	Normal operation							
			1	Reserved							
		1	0	PWM mode 1							
			1	PWM mode 2							
	1	0	0	Phase counting mode 1							
			1	Phase counting mode 2							
		1	0	Phase counting mode 3							
			1	Phase counting mode 4							
1	*	*	*	_							

*: Don't care

Note: MD3 is a reserved bit. In a write, it should always be written with 0.

TIOR5—Timer I/O Control Register 5 H'FEA2 TPU5 Bit 7 6 5 4 3 2 1 0 IOB3 IOB₂ IOB1 IOB0 IOA3 IOA2 IOA1 IOA0 Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W TGR5A I/O Control 0 0 0 TGR5A is Output disabled output Initial output is 0 0 output at compare match compare output 1 1 output at compare match register Toggle output at compare match 1 0 0 Output disabled 1 Initial output is 1 0 output at compare match output 1 0 1 output at compare match 1 Toggle output at compare match TGR5A is Capture input 0 Input capture at rising edge input source is 1 Input capture at falling edge capture TIOCA5 pin

*: Don't care

TGR5B I/O Control


0	0	0	0	TGR5B is	Output disabled						
			1	output	Initial output is 0	0 output at compare match					
		1	0	compare register	output	1 output at compare match					
			1	J		Toggle output at compare match					
	1	0	0		Output disabled						
			1		Initial output is 1	0 output at compare match					
		1	0		output	1 output at compare match					
			1			Toggle output at compare match					
1	*	0	0	TGR5B is	Capture input	Input capture at rising edge					
			1	input capture	source is TIOCB5 pin	Input capture at falling edge					
		1	*	register	1100B0 piii	Input capture at both edges					

register

1

Input capture at both edges

^{*:} Don't care




	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

TSR5—Timer	Status R	egister 5			H'FEA	.5		Tl	PU5
Bit	7	6	5	4	3	2	1	0	_
	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	
Initial value	1	1	0	0	0	0	0	0	ı
Read/Write	R	_	R/(W)*	R/(W)*	_	_	R/(W)*	R/(W)*	
	Underflow I 0 [Clear When I [Settir	Overflow Fla O [Clearin When 0 I [Setting When the condition of its written to g condition]	When 0 is [Setting con When TCN When TCN TGRB is fu g g condition] is written to condition] ne TCNT valu	0 [Clearin • Wher • Wher • Wher • Wher • Wher comp • Wher comp • Wher signa utput Compan onditions] C is activated written to TO ditions] NT = TGRB v NT value is trunctioning as TCFV after re	ng conditions; DTC is activ B in DTC is 0 0 is written to g conditions] TCNT = TGI are register TCNT value while TGRA e Flag B by TGIB inte iFB after react while TGRB is ansferred to 1 input capture	ated by TGIA o TGFA after RA while TGF is transferred is functioning rrupt while D ding TGFB = functioning a FGRB by input e register = 1 n H'FFFF to H	interrupt whereading TGF RA is function of to TGRA by grass input cap USEL bit of M as output con ut capture sig	FA = 1 ring as output rinput capture oture register RB in DTC is	0

Note: * Can only be written with 0 for flag clearing.

Count Direction Flag

0 TCNT counts down
1 TCNT counts up



Note: * These counters can be used as up/down-counters only in phase counting mode or when counting overflow/underflow on another channel. In other cases they function as up-counters.

TGR5A—Tim TGR5B—Tim		H'FEA8 H'FEAA								TPU5 TPU5						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TSTR—Timer Start Register				H'FEB0				TPU	
Bit	7	6	5	4	3	2	1	0	_
	_	_	CST5	CST4	CST3	CST2	CST1	CST0	
Initial value	0	0	0	0	0	0	0	0	-
Read/Write	_	_	R/W	R/W	R/W	R/W	R/W	R/W	
			Counter Start 0 TCNTn count operation is stop 1 TCNTn performs count operation				• • • • • • • • • • • • • • • • • • • •	0)	

Note: If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.

TSYR—Time		H'FEB1					7	ΓPU		
Bit	7	6	5		4	3	2	1	0	
	_	_	SYNO	C5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	
Initial value	0	0	0	•	0	0	0	0	0	•
Read/Write	_	_	R/V	/	R/W	R/W	R/W	R/W	R/W	
			1	TCN clea TCN TCN	uring is un NTn perfo	related to	endently (7 other char ronous op setting/syr	nels) eration		
					·				(n = 5 to 0))

- Notes: 1. To set synchronous operation, the SYNC bits for at least two channels must be set to 1.
 - 2. To set synchronous clearing, in addition to the SYNC bit , the TCNT clearing source must also be set by means of bits CCLR2 to CCLR0 in TCR.

IPRA—Interrupt Priority Register A	H'FEC0	INT
IPRB—Interrupt Priority Register B	H'FEC1	INT
IPRC—Interrupt Priority Register C	H'FEC2	INT
IPRD—Interrupt Priority Register D	H'FEC3	INT
IPRE—Interrupt Priority Register E	H'FEC4	INT
IPRF—Interrupt Priority Register F	H'FEC5	INT
IPRG—Interrupt Priority Register G	H'FEC6	INT
IPRH—Interrupt Priority Register H	H'FEC7	INT
IPRJ—Interrupt Priority Register J	H'FEC9	INT
IPRK—Interrupt Priority Register K	H'FECA	INT
IPRM—Interrupt Priority Register M	H'FECC	INT

Bit	7	6	5	4	3	2	1	0
	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0
Initial value	0	1	1	1	0	1	1	1
Read/Write	_	R/W	R/W	R/W	_	R/W	R/W	R/W

Correspondence between Interrupt Sources and IPR Settings

Register	Bi	its			
	6 to 4	2 to 0			
IPRA	IRQ0	IRQ1			
IPRB	IRQ2	IRQ4			
	IRQ3	IRQ5			
IPRC	*1	DTC			
IPRD	Watchdog timer 0	*1			
IPRE	PC break	A/D converter, watchdog timer 1			
IPRF	TPU channel 0	TPU channel 1			
IPRG	TPU channel 2	TPU channel 3			
IPRH	TPU channel 4	TPU channel 5			
IPRJ	*1	SCI channel 0			
IPRK	SCI channel 1	*2			
IPRM	PWM channel 1, 2	HCAN			

Notes: 1. Reserved. These bits are always read as 1 and cannot be modified.

Reserved. These bits are always read as 1 and should only be written with H'7.

ABWCR—Bus	Width	Control Reg	H'FED0		Bus	s Controller			
Bit	7	6	5	4	3	2	1	0	
	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	
Modes 5 to 7									
Initial value	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Mode 4									
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Area	7 to 0 Bus W	idth Contr	ol ——]				
	0 Area n is designated for 16-bit access								
	1 Area n is designated for 8-bit access								
				(n =	= 7 to 0)				

ASTCR—Acce		H'FED1	[Bu	Bus Controller				
Bit	7	6	5	4	3	2	1	0	
	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
Initial value	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	0 Area Wai	a n is desi t state inse a n is desi	gnated for	2-state acrea n exter	rnal space ccess	is disable			


(n = 7 to 0)

WCRH—Wait Control Register H H'FED2 **Bus Controller** Bit 7 6 5 4 3 2 1 0 W71 W70 W61 W60 W51 W50 W41 W40 Initial value 1 1 1 1 1 1 1 1 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Area 4 Wait Control 1 and 0 Program wait not inserted when external space area 4 is accessed 1 program wait state inserted when external space area 4 is accessed 2 program wait states inserted when external space area 4 is accessed 3 program wait states inserted when external space area 4 is accessed Area 5 Wait Control 1 and 0 Program wait not inserted when external space area 5 is accessed 1 program wait state inserted when external space area 5 is accessed 1 2 program wait states inserted when external space area 5 is accessed 3 program wait states inserted when external space area 5 is accessed Area 6 Wait Control 1 and 0 Program wait not inserted when external space area 6 is accessed 1 1 program wait state inserted when external space area 6 is accessed 1 2 program wait states inserted when external space area 6 is accessed 0 3 program wait states inserted when external space area 6 is accessed Area 7 Wait Control 1 and 0

		ou / Wait Control and C								
(0	0	Program wait not inserted when external space area 7 is accessed							
		1	1 program wait state inserted when external space area 7 is accessed							
	1	0	2 program wait states inserted when external space area 7 is accessed							
		1	3 program wait states inserted when external space area 7 is accessed							

WCRL—Wait Control Register L H'FED3 **Bus Controller** Bit 7 6 5 4 3 2 1 0 W31 W30 W21 W20 W11 W10 W01 W00 Initial value 1 1 1 1 1 1 1 1 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Area 0 Wait Control 1 and 0 Program wait not inserted when external space area 0 is accessed 1 program wait state inserted when external space area 0 is accessed 2 program wait states inserted when external 1 space area 0 is accessed 3 program wait states inserted when external space area 0 is accessed Area 1 Wait Control 1 and 0 Program wait not inserted when external space area 1 is accessed 1 program wait state inserted when external space area 1 is accessed 1 0 2 program wait states inserted when external space area 1 is accessed 3 program wait states inserted when external space area 1 is accessed Area 2 Wait Control 1 and 0 Program wait not inserted when external space area 2 is accessed 1 program wait state inserted when external space area 2 is accessed 1 2 program wait states inserted when external space area 2 is accessed 3 program wait states inserted when external space area 2 is accessed Area 3 Wait Control 1 and 0

,	u o	Trait Control Fana C
0	0	Program wait not inserted when external space area 3 is accessed
	1	1 program wait state inserted when external space area 3 is accessed
1	0	2 program wait states inserted when external space area 3 is accessed
	1	3 program wait states inserted when external space area 3 is accessed



BCRL—Bus Control Register L H'FED5 **Bus Controller** Bit 7 6 3 2 1 0 5 4 **WDBE** WAITE 0 0 0 0 1 0 Initial value 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W Wait Enable -Wait input by $\overline{\text{WAIT}}$ pin disabled. WAIT pin can be used as I/O port. Wait input by WAIT pin enabled Write Data Buffer Enable Write data buffer function not used Write data buffer function used

RAMER—RAM Emulation Register Flash Memory **H'FEDB** Bit 7 6 5 3 2 1 0 4 **RAMS** RAM2 RAM1 RAM0 0 0 0 0 0 0 0 0 Initial value Read/Write R R R/W R/W R/W R/W R/W R/W Flash Memory Area Selection

Addresses	Block Name	RAMS	RAM2	RAM1	RAM0
H'FFE000-H'FFE3FF	RAM area 1 kB	0	*	*	*
H'000000-H'0003FF	EB0 (1 kB)	1	0	0	
H'000400-H'0007FF	EB1 (1 kB)			1	
H'000800-H'000BFF	EB2 (1 kB)		1	0	
H'000C00-H'000FFF	EB3 (1 kB)			1	

*: Don't care

RAM Select

0	Emulation not selected Program/erase-protection of all flash memory blocks is disabled
1	Emulation selected
	Program/erase-protection of all flash memory blocks is enabled


P1DR—Port 1	Data Reg	ister			P	ort			
Bit	7	6	5	4	3	2	1	0	
	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
P2DR—Port 2 Data Register					H'FF01			P	ort
Bit	7	6	5	4	3	2	1	0	
	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR	
Initial value	0	0	0	0	0	0	0	0	l.
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
P3DR—Port 3	Data Reg	ister				P	ort		
Bit	7	6	5	4	3	2	1	0	
	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR	
Initial value	0	0	0	0	0	0	0	0	I
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
P5DR—Port 5	Data Reg	ister			P	ort			
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	_	P52DR	P51DR	P50DR	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	0	0	0	ı
Read/Write	_	_	_	_	_	R/W	R/W	R/W	
PADR—Port A	A Data Re	gister			H'FF09			P	ort
Bit	7	6	5	4	3	2	1	0	
	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR	PA0DR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

PBDR—Port B	B Data Re	gister			H'FF0A	<u>.</u>		Port
Bit	7	6	5	4	3	2	1	0
	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PCDR—Port C	C Data Re	gister			H'FF0B	,		Port
Bit	7	6	5	4	3	2	1	0
	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PDDR—Port D Data Register H'FF0C								Port
Bit	7	6	5	4	3	2	1	0
	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PEDR—Port E	Data Re	gister			Port			
Bit	7	6	5	4	3	2	1	0
	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PFDR—Port F	' Data Reg	gister			H'FF0E	;		Port
Bit	7	6	5	4	3	2	1	0
	_	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	_	PF0DR
Initial value	0	0	0	0	0	0	Undefined	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	_	R/W

TCR0—Timer Control Register 0

H'FF10

TPU0



Note: Internal clock edge selection is valid when the input clock is $\phi/4$ or slower. This setting is ignored if the input clock is $\phi/1$, or when overflow/underflow of another channel is selected.

Counter Clear

0	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRA compare match/input capture
	1	0	TCNT cleared by TGRB compare match/input capture
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1
1	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRC compare match/input capture*2
	1	0	TCNT cleared by TGRD compare match/input capture*2
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1

Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

TMDR0—Timer Mode Register 0 H'FF11 TPU0 Bit 7 5 4 3 2 1 0 BFB **BFA** MD3 MD2 MD1 M_D0 Initial value 1 1 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W Mode 0 0 0 0 Normal operation 1 Reserved 1 PWM mode 1 1 PWM mode 2 1 0 Phase counting mode 1 1 Phase counting mode 2 1 Phase counting mode 3 0 1 Phase counting mode 4 1 * * *: Don't care Notes: 1. MD3 is a reserved bit. In a write, it should always be written with 0. 2. Phase counting mode cannot be set for channel 0. In this case, 0 should always be written to MD2. **Buffer Operation A** TGRA operates normally TGRA and TGRC used together for buffer operation 1

Buffer Operation B

-	
0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation

TIOR0H—Timer I/O Control Register 0H H'FF12 TPU0 Bit 7 6 5 4 3 2 1 0 IOB3 IOB₂ IOB₁ IOB0 IOA3 IOA2 IOA1 IOA0 Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W TGR0A I/O Control 0 0 0 TGR0A is Output disabled output Initial output is 0 0 output at compare match compare output 1 output at compare match register Toggle output at compare match 1 0 0 Output disabled 1 Initial output is 1 0 output at compare match output 0 1 1 output at compare match 1 Toggle output at compare match 0 0 1 TGR0A is Capture input Input capture at rising edge input source is Input capture at falling edge TIOCA0 pin capture 1 Input capture at both edges register 1 Input capture at TCNT1 count-up/ Capture input source is channel count-down 1/count clock

*: Don't care

TGR0B I/O Control

0	0	0	0	TGR0B is	Output disabled					
			1	output	Initial output is 0	0 output at compare match				
		1	0	compare register	output	1 output at compare match				
			1			Toggle output at compare match				
	1	0	0		Output disabled					
			1		Initial output is 1	0 output at compare match				
		1	0		output	1 output at compare match				
			1			Toggle output at compare match				
1	0	0	0	TGR0B is	Capture input	Input capture at rising edge				
			1	input capture	source is TIOCB0 pin	Input capture at falling edge				
		1	*	register	ПОСВО РІП	Input capture at both edges				
	1	*	*	- C	Capture input source is channel 1/count clock	Input capture at TCNT1 count-up/ count-down*1				

*: Don't care

Note: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and φ/1 is used as the TCNT1 count clock, this setting is invalid and input capture is not generated.

TIOR0L—Timer I/O Control Register 0L H'FF13 TPU0 Bit 7 6 5 3 2 0 4 1 IOD3 IOD2 IOD1 IOC3 IOC2 IOC₁ IOD0 IOC₀ Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W TGR0C I/O Control 0 0 0 TGR0C is Output disabled output Initial output is 0 0 output at compare match compare output 0 1 output at compare match register*1 1 Toggle output at compare match 0 1 0 Output disabled 1 Initial output is 1 0 output at compare match output 0 1 output at compare match 1 Toggle output at compare match 1 0 0 0 TGR0C is Capture input Input capture at rising edge input source is Input capture at falling edge capture TIOCC0 pin Input capture at both edges register*1 1 Capture input Input capture at TCNT1 count-up/ source is channel count-down

*: Don't care

Note: 1. When the BFA bit in TMDR0 is set to 1 and TGR0C is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

1/count clock

TGR0D I/O Control


0	0	0	0	TGR0D is	Output disabled	
			1	output	Initial output is 0	0 output at compare match
		1	0	compare register*2	output	1 output at compare match
			1	. eg.e.e.		Toggle output at compare match
	1	0	0		Output disabled	
			1		Initial output is 1	0 output at compare match
		1	0		output	1 output at compare match
			1			Toggle output at compare match
1	0	0	0	TGR0D is	Capture input	Input capture at rising edge
			1	input capture	source is TIOCD0 pin	Input capture at falling edge
		1	*	register*2	TIOCDO PIII	Input capture at both edges
	1	*	*	U	Capture input source is channel 1/count clock	Input capture at TCNT1 count-up/ count-down*1

*: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and $\phi/1$ is used as the TCNT1 count clock, this setting is invalid and input capture is not generated.

2. When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.



	•
	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

TSR0—Timer	Status R	legister 0			H'FF1	5		TPU0
Bit	7	6	5	4	3	2	1	0
	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
Initial value	1	1	0	0	0	0	0	0
Read/Write	_	_	_	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
		Input Capture/ 0 [Clearing • When D	When 0 is [Setting con When TC! When TC! TGRB is fu Output Comp conditions]	0 [Clearin • When	B in DTC is 0 o is written to conditions] TCNT = TGI are register TCNT value while TGRA by TGIB interior and the treat while TGRB is ansferred to condition input capture	ated by TGIA o TGFA after RA while TGI is transferred is functioning rrupt while D ding TGFB = functioning a FGRB by input e register DISEL bit of	A interrupt who reading TGF RA is function d to TGRA by g as input cap ISEL bit of M	ing as output input capture sture register RB in DTC is 0 spare register nal while
		When T		transferred to	TGRC by in		ompare regis signal while	ter
		re/Output Con	pare Flag D					
	• Wher	ng conditions] n DTC is activa n 0 is written to				f MRB in DT	C is 0	
	When When	g conditions] n TCNT = TGF n TCNT value D is functioning	s transferred	to TGRD by			ister	
1 1 1	aring conditi	on] n to TCFV afte	er reading TC	FV = 1				

Note: * Can only be written with 0 for flag clearing.

When the TCNT value overflows (changes from H'FFFF to H'0000)

1 [Setting condition]

TCNT0—Time	er Co	unte	r 0						H' l	FF16						TPU	J 0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
								Up-co	ounte	r							

TGR0A—Tim TGR0B—Tim TGR0C—Tim TGR0D—Tim	er Ge er Ge	enera enera	l Reg	gister gister	0B				H'I H'I	FF18 FF1A FF1C FF1E	;					TPU0 TPU0 TPU0 TPU0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value Read/Write	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 B/W

TCR1—Timer Control Register 1 H'FF20 TPU1 Bit 7 6 5 3 2 0 4 1 CCLR₁ CCLR0 CKEG1 CKEG0 TPSC2 TPSC₁ TPSC0 Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W Time Prescaler 0 Internal clock: counts on 6/1 Internal clock: counts on 6/4 1 0 Internal clock: counts on 6/16 Internal clock: counts on 6/64 1 External clock: counts on TCLKA pin input 0 External clock: counts on TCLKB pin input 1 Internal clock: counts on 6/256 1 0 Counts on TCNT2 overflow/underflow Note: This setting is ignored when channel 1 is in phase counting mode. Clock Edge O Count at rising edge 1 Count at falling edge 1 Count at both edges Note: Internal clock edge selection is valid when the input clock is $\phi/4$ or slower. This setting is ignored if the input clock is $\phi/1$, or when overflow/underflow of another channel is selected. Counter Clear 0 TCNT clearing disabled TCNT cleared by TGRA compare match/input capture 1 0 TCNT cleared by TGRB compare match/input capture TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: * Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

Note: Bit 7 is reserved in channel 1.

It is always read as 0 and cannot be modified.

TMDR1—Ti	mer Mod	e Registe	r 1		H'FF	21		,	ΓPU1
Bit	7	6	5	4	3	2	1	0	-
	_	_	_	_	MD3	MD2	MD1	MD0	
Initial value	1	1	0	0	0	0	0	0	-
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W	
					Ando				

Mod	de -			
0	0	0	0	Normal operation
			1	Reserved
		1	0	PWM mode 1
			1	PWM mode 2
	1	0	0	Phase counting mode 1
			1	Phase counting mode 2
		1	0	Phase counting mode 3
			1	Phase counting mode 4
1	*	*	*	_

*: Don't care

Note: MD3 is a reserved bit. In a write, it should always be written with 0.

TIOR1—Timer I/O Control Register 1

H'FF22

TPU1

Bit	7	6	5	4	3	2	1	0
	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TGR1A I/O Control -


	, ,	., 0	00	111101							
0	0	0	0	TGR1A is	Output disabled						
			1	output	Initial output is 0	0 output at compare match					
		1	0	register	output	1 output at compare match Toggle output at compare match					
			1								
	1	0	0		Output disabled						
			1		Initial output is 1	0 output at compare match					
		1	0		output	1 output at compare match					
			1			Toggle output at compare match					
1	0	0	0	TGR1A is	Capture input	Input capture at rising edge					
			1	input	source is TIOCA1 pin	Input capture at falling edge					
		1	*	capture register	TIOCAT pili	Input capture at both edges					
	1	*	*	3	Capture input source is TGR0A compare match/ input capture	Input capture at generation of channel 0/TGR0A compare match/input capture					

*: Don't care

TGR1B I/O Control


0	0	0	0	TGR1B is	Output disabled						
			1	output	Initial output is 0	0 output at compare match					
		1	0	compare register	output	1 output at compare match					
			1			Toggle output at compare match					
	1	0	0		Output disabled						
			1		Initial output is 1	0 output at compare match					
		1	0		output	1 output at compare match					
			1			Toggle output at compare match					
1	0	0	0	TGR1B is	Capture input	Input capture at rising edge					
			1	input capture	source is TIOCB1 pin	Input capture at falling edge					
		1	*	register	ПОСВТРІІІ	Input capture at both edges					
	1	*	*	3	Capture input source is TGR0C compare match/ input capture	Input capture at generation of TGR0C compare match/input capture					

*: Don't care



A/D conversion start request generation enabled

1



Count Direction Flag

0	TCNT counts down
1	TCNT counts up

Note: * Can only be written with 0 for flag clearing.

TCNT1—Time	TCNT1—Timer Counter 1												H'FF26					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	-																	
							Up/d	down	-cour	nter*								

Note: * These counters can be used as up/down-counters only in phase counting mode or when counting overflow/underflow on another channel. In other cases they function as up-counters.

TGR1A—Tim			,	_						FF28 FF2A	-					TPU1 TPU1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCR2—Timer Control Register 2 H'FF30 TPU2 Bit 7 6 5 4 3 2 1 0 CCLR₁ CCLR0 CKEG1 CKEG0 TPSC2 TPSC₁ TPSC0 0 0 0 0 0 0 0 0 Initial value Read/Write R/W R/W R/W R/W R/W R/W R/W Time Prescaler Internal clock: counts on 6/1 0 Internal clock: counts on 6/4 1 Internal clock: counts on $\phi/16$ 0 Internal clock: counts on $\phi/64$ External clock: counts on TCLKA pin input 1 0 External clock: counts on TCLKB pin input 1 External clock: counts on TCLKC pin input 0 Internal clock: counts on $\phi/1024$ Note: This setting is ignored when channel 2 is in phase counting mode. Clock Edge 0 0 Count at rising edge 1 Count at falling edge 1 Count at both edges Note: Internal clock edge selection is valid when the input clock is φ/4 or slower. This setting is ignored if the input clock is $\phi/1$, or when overflow/underflow of another channel is selected. Counter Clear 0 0 TCNT clearing disabled 1 TCNT cleared by TGRA compare match/input capture 1 0 TCNT cleared by TGRB compare match/input capture

Note: * Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: Bit 7 is reserved in channel 2.

It is always read as 0 and cannot be modified.

TMDR2—Ti	mer Mod	e Registe	r 2		H'FF		TPU2		
Bit	7	6	5	4	3	2	1	0	_
	_	_	_	_	MD3	MD2	MD1	MD0	
Initial value	1	1	0	0	0	0	0	0	_
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W	
					Mode —				

Mod	de -			
0	0	0	0	Normal operation
			1	Reserved
		1	0	PWM mode 1
			1	PWM mode 2
	1	0	0	Phase counting mode 1
			1	Phase counting mode 2
		1	0	Phase counting mode 3
			1	Phase counting mode 4
1	*	*	*	_

*: Don't care

Note: MD3 is a reserved bit. In a write, it should always be written with 0.

TIOR2—Timer I/O Control Register 2

H'FF32

TPU2

Bit	7	6	5	4	3	2	1	0
	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TGR2A I/O Control -


0	0	0	0	TGR2A is	Output disabled						
			1	output	Initial output is 0	0 output at compare match					
		1	0	compare register	output	1 output at compare match					
			1			Toggle output at compare match					
	1	0	0		Output disabled						
			1		Initial output is 1	0 output at compare match					
		1	0		output	1 output at compare match					
			1			Toggle output at compare match					
1	*	0	0	TGR2A is	Capture input	Input capture at rising edge					
			1	input capture	source is TIOCA2 pin	Input capture at falling edge					
		1	*	register	1100/ IL pill	Input capture at both edges					

*: Don't care

TGR2B I/O Control


1 01	120	., 0	00	111101							
0	0	0	0	TGR2B is	Output disabled						
			1	output	Initial output is 0	0 output at compare match					
		1	0	compare register	output	1 output at compare match					
			1			Toggle output at compare match					
	1	0	0		Output disabled						
			1		Initial output is 1	0 output at compare match					
		1	0		output	1 output at compare match					
			1			Toggle output at compare match					
1	*	0	0	TGR2B is	Capture input	Input capture at rising edge					
			1	input capture	source is TIOCB2 pin	Input capture at falling edge					
		1	*	register	1100bz piii	Input capture at both edges					

*: Don't care



A/D conversion start request generation enabled


1



Count Direction Flag

	0	TCNT counts down
Ŀ	1	TCNT counts up

Note: * Can only be written with 0 for flag clearing.



Note: * These counters can be used as up/down-counters only in phase counting mode or when counting overflow/underflow on another channel. In other cases they function as up-counters.


TGR2A—Tim			•	_						FF38 FF3A						TPU2 TPU2
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCSR0—Timer Control/Status Register 0 H'FF74(W), H'FF74(R) WDT0 Bit 7 6 5 2 0 4 3 **OVF** WT/IT CKS2 CKS1 TME CKS₀ 0 0 1 0 0 Initial value 0 0 Read/Write R/(W)* R/W R/W R/W R/W R/W Clock Select 2 to 0 CKS2 CKS1 CKS0 Clock Overflow Period* (where $\phi = 20 \text{ MHz}$) 0 0 0 φ/2 25.6 µs 1 φ/64 819.2 µs 1 0 _φ/128 1.6 ms 1 φ/512 6.6 ms 1 0 0 φ/2048 26.2 ms 1 $\phi/8192$ 104.9 ms 1 0 $\phi/32768$ 419.4 ms 1 o/131072 1.68 s Note: * An overflow period is the time interval between the start of counting up from H'00 on the TCNT and the occurrence of a TCNT overflow. Timer Enable TCNT is initialized to H'00 and halted 1 TCNT counts Timer Mode Select Interval timer mode: WDT0 requests an interval timer interrupt (WOVI) from the CPU when the TCNT overflows Watchdog timer mode: A reset is issued when the TCNT overflows if the RSTE bit of RSTCSR is set to 1* Note: * For details see section 12.2.3, Reset Control/Status Register (RSTCSR). Overflow Flag [Clearing conditions] • Cleared when 0 is written to the TME bit (Only applies to WDT1) • Cleared by reading TCSR when OVF = 1, then write 0 in OVF [Setting condition] When TCNT overflows (changes from H'FF to H'00) (When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset)

Note: * Only a 0 may be written to this bit to clear the flag.

TCSR0 register differs from other registers in being more difficult to write to.

For details see section 12.2.4, Notes on Register Access.




Note: TCNT is write-protected by a password to prevent accidental overwriting. For details see section 12.2.4, Notes on Register Access.

STCSR—Re	eset Contro	ol/Status I	Register		H'FF76	(W), H'F	F77(R)	WDT		
Bit	7	6	5	4	3	2	1	0		
	WOVF	RSTE	_	_	_	_	_	_		
Initial value	0	0	0	1	1	1	1	1		
Read/Write	R/(W)*	R/W	_	_	_	_	_	_		
		1 Re	set signal set signal The modu	is not gen is general ules within and TCS	ted if TCN	T overflow 2646 are n	ot reset,			
Wato	hdog Over	flow Flag								
0 [Clearing condition] Cleared by reading TCSR when WOVF = 1, then writing 0 to WOVF										
1	g watchdo	g timer								

Note: * Can only be written with 0 for flag clearing.


RSTCSR is write-protected by a password to prevent accidential overwriting.

For details see section 12.2.4, Notes on Register Access.



Jun 10, 2010

- Notes: 1. When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted, and it is not possible to choose between LSB-first or MSB-first transfer.
 - 2. When the PE bit is set to 1, the parity (even or odd) specified by the O/\overline{E} bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/\overline{E} bit.
 - 3. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.
 - 4. When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.



GSM Mode

- 0 Normal smart card interface mode operation
 - TEND flag generation 12.5 etu (11.5 etu in block transfer mode) after beginning of start bit
 - Clock output ON/OFF control only
- 1 GSM mode smart card interface mode operation
 - TEND flag generation 11.0 etu after beginning of start bit
 - High/low fixing control possible in addition to clock output ON/OFF control (set by SCR)

Note: etu: Elementary time unit (time for transfer of 1 bit)

Notes: When the smart card interface is used, be sure to make the 1 setting shown for bit 5.

- When the PE bit is set to 1, the parity (even or odd) specified by the O/E bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/E bit.
- 2. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even.
 In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.
- 3. When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd.
 In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

BRR0—Bit Rate Register 0				H'FF79		SCI0, Smart Card Interface 0		
Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Set the serial transmit/receive bit rate

Note: For details see section 13.2.8, Bit Rate Register (BRR).

SCR0—Serial Control Register 0 H'FF7A SCI0 7 6 5 3 2 0 Bit 4 1 TIE RIE ΤE RE **MPIE** TEIE CKE₁ CKE₀ 0 0 0 0 0 0 0 0 Initial value Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Clock Enable 1 and 0 Asynchronous Internal clock/SCK pin mode functions as I/O port Clocked Internal clock/SCK pin synchronous mode functions as serial clock output Asynchronous Internal clock/SCK pin functions as clock output*9 mode Clocked Internal clock/SCK pin synchronous mode functions as serial clock output Asynchronous External clock/SCK pin functions as clock input*10 mode Clocked External clock/SCK pin synchronous mode functions as serial clock input Asynchronous External clock/SCK pin functions as clock input*10 mode External clock/SCK pin Clocked synchronous mode functions as serial clock input Transmit End Interrupt Enable Transmit-end interrupt (TEI) request disabled*8 Transmit-end interrupt (TEI) request enabled*8 Multiprocessor Interrupt Enable Multiprocessor interrupts disabled (normal reception mode performed) [Clearing conditions] . When the MPIE bit is cleared to 0 Transmit Interrupt Enable · When MPB = 1 data is received Transmit-data-empty interrupt (TXI) request disabled*1 Multiprocessor interrupts enabled*7 Receive interrupt (RXI) requests, receive-error interrupt (ERI) 1 Transmit-data-empty interrupt requests, and setting of the RDRF, FER, and ORER flags in (TXI) request enabled SSR are disabled until data with the multiprocessor bit set to 1 is received Receive Enable Receive Interrupt Enable Reception disabled*5 Receive-data-full interrupt (RXI) Reception enabled*6 request and receive-error interrupt (ERI) request disabled*2 Transmit Enable Receive-data-full interrupt (RXI) 0 Transmission disabled*3 request and receive-error interrupt Transmission enabled*4 (ERI) request enabled 1

- Notes: 1. TXI interrupt request cancellation can be performed by reading 1 from the TDRE flag, then clearing it to 0, or clearing the TIE bit to 0.
 - 2. RXI and ERI interrupt request cancellation can be performed by reading 1 from the RDRF flag, or the FER, PER, or ORER flag, then clearing the flag to 0, or clearing the RIE bit to 0.
 - The TDRE flag in SSR is fixed at 1.
 - In this state, serial transmission is started when transmit data is written to TDR and the TDRE flag in SSR is cleared to 0.
 SMR setting must be performed to decide the transfer format before setting the TE bit to 1.
 - 5. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which retain their states.
 - 6. Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in clocked synchronous mode.
 SMR setting must be performed to decide the transfer format before setting the RE bit to 1.
 - 7. When receive data including MPB = 0 is received, receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and ORER flags in SSR, is not performed. When receive data including MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting is enabled.
 - 8. TEI cancellation can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0 and clearing the TEND flag to 0, or clearing the TEIE bit to 0.
 - 9. Outputs a clock of the same frequency as the bit rate.
 - 10. Inputs a clock with a frequency 16 times the bit rate.

SCR0—Serial	l Control	Register (0	H'FF	7 A	S	CI0, S	Smart Ca	rd Interface 0
Bit	7	6	5	4	3		2	1	0
	TIE	RIE	TE	RE	MPIE	TI	EIE	CKE1	CKE0
Initial value	0	0	0	0	0	'	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W R/W		R/W	R/W	
		Clock Enable 1 and 0							
				SCMR	SMR	SCR S	CR Setting SCK Pin Function		
				SMIF	C/A, GM	CKE1	CKE0		
				0			See tl	he SCI	
				1	0	0	0	Operates a	as port I/O pin
							1	Outputs cle output pin	ock as SCK
					1		0		as SCK output utput fixed low
							1	Outputs cle output pin	ock as SCK
						1	0		as SCK output utput fixed high
							1	Outputs cle output pin	ock as SCK

Operate in the same way as for the nomal SCI.


TDR0—Transi	mit Data	Register ()	H'FF'	7B	SCI0, S	mart Car	d Interface (
Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Store serial transmit data

SSR0—Serial Status Register 0 H'FF7C SCI0 7 5 2 0 Bit 6 4 3 1 **TDRE RDRF ORER FER PER TEND MPB MPBT** 1 0 0 Initial value 0 0 0 1 0 Read/Write R/(W)*9 R/(W)*9 R/(W)*9 R/(W)*9 R/(W)*9 R R/W Multiprocessor Bit Transfer Data with a 0 multi-processor bit is transmitted Data with a 1 multi-processor bit is transmitted Multiprocessor Bit [Clearing condition] When data with a 0 multiprocessor bit is received [Setting condition] When data with a 1 multiprocessor bit is received Transmit End [Clearing conditions] • When 0 is written in TDRE after reading TDRE = 1 When the DTC is activated by a TXI interrupt and writes data to TDR [Setting conditions] When the TE bit in SCR is 0 . When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character Parity Error [Clearing condition] *5 When 0 is written in PER after reading PER = 1 [Setting condition] When, in reception, the number of 1 bits in the receive data plus the parity bit does not match the parity setting (even or odd) specified by the O/E bit in SMR*6 Framing Error [Clearing condition] *3 When 0 is written in FER after reading FER = 1 [Setting condition] When the SCI checks whether the stop bit at the end of the receive data when reception ends, and the stop bit is 0*4 Overrun Error [Clearing condition] When 0 is written in ORER after reading ORER = 1 [Setting condition] When the next serial reception is completed while RDRF = 1*2 Receive Data Register Full *8 [Clearing conditions] When 0 is written in RDRF after reading RDRF = 1 · When the DTC is activated by an RXI interrupt and reads data from RDR When serial reception ends normally and receive data is transferred from RSR to RDR Transmit Data Register Empty [Clearing conditions] When 0 is written in TDRE after reading TDRE = 1 . When the DTC is activated by a TXI interrupt and writes data to TDR [Setting conditions] . When the TE bit in SCR is 0

· When data is transferred from TDR to TSR and data can be written in TDR

- Notes: 1. The ORER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
 - The receive data prior to the overrun error is retained in RDR, and the data received subsequently is lost. Also, subsequent serial reception cannot be continued while the ORER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.
 - 3. The FER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
 - 4. In 2-stop-bit mode, only the first stop bit is checked for a value of 0; the second stop bit is not checked. If a framing error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the FER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.
 - 5. The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
 - 6. If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the PER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.
 - Retains its previous state when the RE bit in SCR is cleared to 0 with multiprocessor format.
 - 8. RDR and the RDRF flag are not affected and retain their previous values when an error is detected during reception or when the RE bit in SCR is cleared to 0.
 If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the receive data will be lost.
 - 9. Only 0 can be written, to clear the flag.



the normal SCI.

Note: * Only 0 can be written, to clear the flag.

RDR0—Receiv	e Data R	egister 0		H'F	F 7D	SCI0, Sı	mart Car	d Interface
Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
•								

Store serial receive data

SCMR0—Sm	art	Card M	Iode Regi	ister 0	H'FI	F 7E	SCI0, Sı	nart Car	d Interface 0				
Bit		7	6	5	4	3	2	1	0				
		_	_	_	_	SDIR	SINV	_	SMIF				
Initial value		1	1	1	1	0	0	1	0				
Read/Write		_	_	_	_	R/W	R/W	_	R/W				
		Smart Card Interface Mode Select											
								e function	uisableu)				
			1 Sma	rt card inte	erface fund	tion enab	led						
		Smart	Card Data	a Invert									
		0 T	DR conte	nts are tra	nsmitted w	vithout mo	dification						
		F	Receive da	ta is store	d in RDR	without mo	odification						
		1 T	DR conte	nts are inv	erted befo	re being t	ransmitted						
		F	Receive da	ta is store	d in RDR i	in inverted	l form						
ć	 	mart Card Data Transfer Direction											
ſ													
	0	TDR contents are transmitted LSB-first Receive data is stored in RDR LSB-first											
		Receiv	e data is s	stored in H	IDH LSB-fi	rst							
	1	TDR c	ontents ar	e transmit	ted MSB-fi	rst							

Receive data is stored in RDR MSB-first

SMR1—Serial Mode Register 1 H'FF80 SCI1 Bit 7 6 5 3 2 0 4 1 C/\overline{A} PΕ O/E STOP CKS₁ CHR MP CKS0 Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Clock Select 1 and 0 1 1 φ/64 clock Multiprocessor Mode Multiprocessor function disabled Multiprocessor format selected Stop Bit Length 1 stop bit: In transmission, a single 1 bit (stop bit) is added to the end of a transmit character before it is sent. 2 stop bits: In transmission, two 1 bits (stop bits) are added to the end of a transmit character before it is sent. Parity Mode Even parity*3 1 Odd parity*4 Parity Enable Parity bit addition and checking disabled Parity bit addition and checking enabled*2 Character Length 8-bit data 1 7-bit data*1 Communication Mode

1 Clocked synchronous mode

- Notes: 1. When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted and it is not possible to choose between LSB-first or MSB-first transfer.
 - 2. When the PE bit is set to 1, the parity (even or odd) specified by the O/E bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/E bit.
 - 3. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even.
 In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.
 - 4. When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd.
 In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

SMR1—Serial Mode Register 1 H'FF80 SCI1, Smart Card Interface 1 Bit 7 5 3 2 0 6 4 1 GM **BLK** PF O/E BCP1 BCP0 CKS₁ CKS₀ 0 0 0 0 0 0 0 0 Initial value Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Clock Select 1 and 0 0 o clock φ/4 clock 1 0 Basic Clock Pulse 0 0 32 clock periods 64 clock periods 1 0 372 clock periods 256 clock periods Parity Mode Even parity*2 Odd parity*3 1 Parity Enable Parity bit addition and checking disabled Parity bit addition and checking enabled*1 Block Transfer Mode Normal Smart Card interface mode operation • Error signal transmission/detection and automatic data retransmission performed • TXI interrupt generated by TEND flag • TEND flag set 12.5 etu after start of transmission (11.0 etu in GSM mode) Block transfer mode operation • Error signal transmission/detection and automatic data retransmission not performed • TXI interrupt generated by TDRE flag

GSM Mode

- 0 Normal smart card interface mode operation
 - TEND flag generation 12.5 etu (11.5 etu in block transfer mode) after beginning of start bit

• TEND flag set 11.5 etu after start of transmission (11.0 etu in GSM mode)

- Clock output ON/OFF control only
- 1 GSM mode smart card interface mode operation
 - TEND flag generation 11.0 etu after beginning of start bit
 - High/low fixing control possible in addition to clock output ON/OFF control (set by SCR)

Note: etu: Elementary time unit (time for transfer of 1 bit)

Notes: When the smart card interface is used, be sure to make the 1 setting shown for bit 5.

- When the PE bit is set to 1, the parity (even or odd) specified by the O/E bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/E bit.
- 2. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even.
 In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.
- 3. When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd.
 In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

BRR1—Bit Ra	H'F	F81	SCI1, S	mart Car	d Interface 1			
Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Set the serial transmit/receive bit rate

Note: For details see section 13.2.8, Bit Rate Register (BRR).

SCR1—Serial Control Register 1 H'FF82 SCI1 5 Bit 7 6 4 3 2 1 0 TF MPIF CKE₁ TIF RIF RF TEIE CKE₀ Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Clock Enable 1 and 0 Asynchronous Internal clock/SCK pin mode functions as I/O port Internal clock/SCK pin Clocked synchronous mode functions as serial clock output Asynchronous Internal clock/SCK pin functions as clock output*9 mode Clocked Internal clock/SCK pin synchronous mode functions as serial clock output Asynchronous External clock/SCK pin functions as clock input*10 mode Clocked External clock/SCK pin synchronous mode functions as serial clock input Asynchronous External clock/SCK pin functions as clock input*10 mode Clocked External clock/SCK pin synchronous mode functions as serial clock input Transmit End Interrupt Enable Transmit-end interrupt (TEI) request disabled*8 Transmit-end interrupt (TEI) request enabled*8 Multiprocessor Interrupt Enable Multiprocessor interrupts disabled (normal reception mode performed) [Clearing conditions] . When the MPIE bit is cleared to 0 Transmit Interrupt Enable · When MPB = 1 data is received Transmit-data-empty interrupt Multiprocessor interrupts enabled*7 (TXI) request disabled*1 Receive interrupt (RXI) requests, receive-error interrupt (ERI) 1 Transmit-data-empty interrupt requests, and setting of the RDRF, FER, and ORER flags in (TXI) request enabled SSR are disabled until data with the multiprocessor bit set to 1 is received Receive Enable Receive Interrupt Enable Reception disabled*5 Receive-data-full interrupt (RXI) Reception enabled*6 request and receive-error interrupt (ERI) request disabled*2 Transmit Enable Receive-data-full interrupt (RXI) 0 Transmission disabled*3 request and receive-error interrupt Transmission enabled*4 (ERI) request enabled

- TXI interrupt request cancellation can be performed by reading 1 from the TDRE flag. Notes: 1. then clearing it to 0, or clearing the TIE bit to 0.
 - 2. RXI and ERI interrupt request cancellation can be performed by reading 1 from the RDRF flag, or the FER, PER, or ORER flag, then clearing the flag to 0, or clearing the RIE bit to 0.
 - The TDRE flag in SSR is fixed at 1. 3.
 - 4. In this state, serial transmission is started when transmit data is written to TDR and the TDRE flag in SSR is cleared to 0.
 - SMR setting must be performed to decide the transfer format before setting the TE bit to 1.
 - Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which 5. retain their states.
 - Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in clocked synchronous mode. SMR setting must be performed to decide the transfer format before setting the RE bit to 1.
 - 7. When receive data including MPB = 0 is received, receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and ORER flags in SSR, is not performed. When receive data including MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting is enabled.
 - TEI cancellation can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0 and clearing the TEND flag to 0, or clearing the TEIE bit to 0.
 - Outputs a clock of the same frequency as the bit rate.
 - 10. Inputs a clock with a frequency 16 times the bit rate.

SCR1—Serial	l Control	Register 1	1	H'F	H'FF82 SCI1, Si			Smart Ca	rd Interface 1
Bit	7	6	5	4	3		2	1	0
	TIE	RIE	TE	RE	MPIE	Т	EIE	CKE1	CKE0
Initial value	0	0	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	F	R/W	R/W	R/W
				Clock E	nable 1 aı	nd 0 —			
				SCMR	SMR	SCR S	Setting	SCK Pin Function	
				SMIF	C/A, GM	CKE1	CKE0	SUK	FIII FUNCTION
				0			See t	he SCI	
				1	0	0	0	Operates a	as port I/O pin
							1	Outputs clo	ock as SCK
					1		0		as SCK output utput fixed low
							1	Outputs clo	ock as SCK
						1	0		as SCK output utput fixed high
							1	Outputs clo	ock as SCK

Operate in the same way as for the normal SCI.


TDR1—Transi	nit Data	Register 1		H'F	F83	SCI1, S	mart Car	d Interface
Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Store serial transmit data

SSR1—Serial Status Register 1 H'FF84 SCI1 Bit 7 5 2 6 3 1 0 4 **TDRE RDRF ORER FER PER TEND MPB MPBT** 1 0 0 Initial value 0 0 0 1 0 Read/Write R/(W)*9 R/(W)*9 R/(W)*9 R/(W)*9 R/(W)*9 R R/W Multiprocessor Bit Transfer Data with a 0 multi-processor bit is transmitted Data with a 1 multi-processor bit is transmitted Multiprocessor Bit 0 [Clearing condition] When data with a 0 multiprocessor bit is received [Setting condition] When data with a 1 multiprocessor bit is received Transmit End [Clearing conditions] When 0 is written in TDRE after reading TDRE = 1 · When the DTC is activated by a TXI interrupt and writes data to TDR [Setting conditions] • When the TE bit in SCR is 0 • When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character Parity Error [Clearing condition] *5 When 0 is written in PER after reading PER = 1 [Setting condition] When, in reception, the number of 1 bits in the receive data plus the parity bit does not match the parity setting (even or odd) specified by the O/E bit in SMR*6 Framing Error [Clearing condition] *3 When 0 is written in FER after reading FER = 1 [Setting condition] When the SCI checks whether the stop bit at the end of the receive data when reception ends, and the stop bit is 0 Overrun Error [Clearing condition] *1 When 0 is written in ORER after reading ORER = 1 [Setting condition] When the next serial reception is completed while RDRF = 1*2 Receive Data Register Full *8 [Clearing conditions] When 0 is written in RDRF after reading RDRF = 1 . When the DTC is activated by an RXI interrupt and reads data from RDR [Setting condition] When serial reception ends normally and receive data is transferred from RSR to RDR Transmit Data Register Empty [Clearing conditions] When 0 is written in TDRE after reading TDRE = 1 When the DTC is activated by a TXI interrupt and writes data to TDR [Setting conditions] When the TE bit in SCR is 0

· When data is transferred from TDR to TSR and data can be written in TDR

- Notes: 1. The ORER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
 - The receive data prior to the overrun error is retained in RDR, and the data received subsequently is lost. Also, subsequent serial reception cannot be continued while the ORER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.
 - 3. The FER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
 - 4. In 2-stop-bit mode, only the first stop bit is checked for a value of 0; the second stop bit is not checked. If a framing error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the FER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.
 - 5. The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
 - 6. If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the PER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.
 - 7. Retains its previous state when the RE bit in SCR is cleared to 0 with multiprocessor format.
 - 8. RDR and the RDRF flag are not affected and retain their previous values when an error is detected during reception or when the RE bit in SCR is cleared to 0.
 If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the receive data will be lost.
 - 9. Only 0 can be written, to clear the flag.



Note: * Only 0 can be written, to clear the flag.

RDR1—Receiv		H'F	F85	SCI1, S	mart Car	d Interface		
Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

Store serial receive data

1

SCMR1—Sma	rt Ca	rd N	Iode Regi	ister 1	H'FI	F86	SCI1, Sı	mart Car	d Interface			
Bit	7	,	6	5	4	3	2	1	0			
	_	_	_	_	_	SDIR	SINV	_	SMIF			
Initial value	1		1	1	1	0	0	1	0			
Read/Write	_	_	_	_	_	R/W	R/W	_	R/W			
		Smart Card Interface Mode Select O Operates as normal SCI (smart card interface function disabled) Smart card interface function enabled										
		Smart Card Data Invert 0 TDR contents are transmitted without modification Receive data is stored in RDR without modification 1 TDR contents are inverted before being transmitted Receive data is stored in RDR in inverted form										
ř	0 TE	art Card Data Transfer Direction TDR contents are transmitted LSB-first Receive data is stored in RDR LSB-first										
	1 TE	DR c	ontents ar	e transmit	ted MSB-fi	rst						

Receive data is stored in RDR MSB-first

SMR2—Serial Mode Register 2 H'FF88 SCI2 Bit 7 6 3 2 0 5 4 1 C/\overline{A} PΕ O/E **STOP** CHR MP CKS₁ CKS₀ Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Clock Select 1 and 0 φ clock 1 1 Multiprocessor Mode Multiprocessor function disabled Multiprocessor format selected Stop Bit Length 1 stop bit: In transmission, a single 1 bit (stop bit) is added to the end of a transmit character before it is sent. 2 stop bits: In transmission, two 1 bits (stop bits) are added to the end of a transmit character before it is sent. Parity Mode Even parity*3 Odd parity*4 Parity Enable Parity bit addition and checking disabled Parity bit addition and checking enabled*2 Character Length 8-bit data


Communication Mode

1

0	Asynchronous mode
1	Clocked synchronous mode

7-bit data*1

- Notes: 1. When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted and it is not possible to choose between LSB-first or MSB-first transfer.
 - When the PE bit is set to 1, the parity (even or odd) specified by the O/E bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/E bit.
 - 3. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even.
 In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.
 - 4. When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd.
 In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.



GSM Mode

- 0 Normal smart card interface mode operation
 - TEND flag generation 12.5 etu (11.5 etu in block transfer mode) after beginning of start bit
 - Clock output ON/OFF control only
- 1 GSM mode smart card interface mode operation
 - TEND flag generation 11.0 etu after beginning of start bit
 - High/low fixing control possible in addition to clock output ON/OFF control (set by SCR)

Note: etu: Elementary time unit (time for transfer of 1 bit)

Notes: When the smart card interface is used, be sure to make the 1 setting shown for bit 5.

- 1. When the PE bit is set to 1, the parity (even or odd) specified by the O/\overline{E} bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/\overline{E} bit.
- 2. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.
- 3. When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

BRR2—Bit Ra	BRR2—Bit Rate Register 2					SCI2, S	mart Car	d Interface 2
Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
-								

Set the serial transmit/receive bit rate

Note: For details see section 13.2.8, Bit Rate Register (BRR).

SCR2—Serial	Control	Register 2	2		H'I	FF8A				SO	CI2
Bit	7	6	5	4		3	2		1	0	
	TIE	RIE	TE	RE		MPIE	TEI	E	CKE1	CKE0	
Initial value	0	0	0	0		0	0		0	0	
Read/Write	R/W	R/W	R/W	R/V	V	R/W	R/W	/	R/W	R/W	
Head/Write	H/W	H/W	R/W		ock E	Asynchronoumode Clocked synchronoumode Clocked synchronoumode Clocked synchronoumode Clocked synchronoumode Clocked synchronoumode Clocked synchronoumode	s mode us s mode us s mode	Internation Internation Internation Internation Internation Internation Internation Externation Externation Externation Externation Externation Intern	al clock/SC ons as I/O al clock/SC ons as serial al clock/SC ons as serial al clock/SC ons as cloc ons as cloc ons as serial al clock/SC ons as serial al clock/SC	CK pin cort CK pin al clock output CK pin k output*9 CK pin al clock output CK pin k input*10 CK pin al clock input CK pin al clock input CK pin	
			mode func Clocked Exte						<u> </u>		
			Mu O	Itiprocess Multipr (norma	oces	sor interrupts eption mode onditions]	le disabled performe	d ed)	i enabled		
Transmit Interrupt 0 Transmit-da	ta-empty inte	rrupt		1		MPIE bit is o B = 1 data is					
(TXI) reques	st disabled*1 ta-empty inte		1	Receiv reques SSR at 1 is rec	e int ts, a re dis	sor interrupts errupt (RXI) r nd setting of s sabled until d	equests, the RDR	receive F, FER	, and ORE	R flags in	
Receive Interrupt				e Enable Reception	dicc	bled*5					
0 Receive-dat request and (ERI) reques	1 R	eception									
	a-full interrup receive-error st enabled	` '		nable mission d mission e							

- Notes: 1. TXI interrupt request cancellation can be performed by reading 1 from the TDRE flag, then clearing it to 0, or clearing the TIE bit to 0.
 - 2. RXI and ERI interrupt request cancellation can be performed by reading 1 from the RDRF flag, or the FER, PER, or ORER flag, then clearing the flag to 0, or clearing the RIE bit to 0.
 - The TDRE flag in SSR is fixed at 1.
 - In this state, serial transmission is started when transmit data is written to TDR and the TDRE flag in SSR is cleared to 0.
 SMR setting must be performed to decide the transfer format before setting the TE bit to 1.
 - 5. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which retain their states.
 - Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in clocked synchronous mode.
 SMR setting must be performed to decide the transfer format before setting the RE bit to 1.
 - 7. When receive data including MPB = 0 is received, receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and ORER flags in SSR, is not performed. When receive data including MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting is enabled.
 - 8. TEI cancellation can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0 and clearing the TEND flag to 0, or clearing the TEIE bit to 0.
 - 9. Outputs a clock of the same frequency as the bit rate.
 - 10. Inputs a clock with a frequency 16 times the bit rate.

SCR2—Serial	Control	Register 2	2	H'FF8A			SCI2, Smart Card Interface 2			
Bit	7	6	5	4	3		2	1	0	
	TIE	RIE	TE	RE	MPIE	TI	EIE	CKE1	CKE0	
Initial value	0	0	0	0	0		0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R	/W	R/W	R/W	
				Clock E	nable 1 ar	nd 0 —				
				SCMR	SMR	SCR S	CR Setting SCK Pin Function			
				SMIF	C/A, GM	CKE1	CKE0	SCK	In Function	
				0			See tl	he SCI		
				1	0	0	0	Operates a	s port I/O pin	
							1	Outputs clo	ock as SCK	
					1		0		s SCK output utput fixed low	
							1	Outputs clo	ock as SCK	
						1	0		s SCK output utput fixed high	
							1	Outputs clo	ock as SCK	

Operate in the same way as for the normal SCI.


TDR2—Transi	2	H'FF8	BB	SCI2, Smart Card Interface 2				
Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Store serial transmit data

SSR2—Serial Status Register 2 H'FF8C SCI2 7 5 2 0 Bit 6 4 3 1 **TDRE RDRF ORER FER PER TEND MPB MPBT** 1 0 0 Initial value 0 0 0 1 0 Read/Write R/(W)*9 R/(W)*9 R/(W)*9 R/(W)*9 R/(W)*9 R R/W Multiprocessor Bit Transfer Data with a 0 multi-processor bit is transmitted Data with a 1 multi-processor bit is transmitted Multiprocessor Bit [Clearing condition] When data with a 0 multiprocessor bit is received [Setting condition] When data with a 1 multiprocessor bit is received Transmit End [Clearing conditions] • When 0 is written in TDRE after reading TDRE = 1 When the DTC is activated by a TXI interrupt and writes data to TDR [Setting conditions] When the TE bit in SCR is 0 . When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character Parity Error [Clearing condition] *5 When 0 is written in PER after reading PER = 1 [Setting condition] When, in reception, the number of 1 bits in the receive data plus the parity bit does not match the parity setting (even or odd) specified by the O/E bit in SMR*6 Framing Error [Clearing condition] *3 When 0 is written in FER after reading FER = 1 [Setting condition] When the SCI checks whether the stop bit at the end of the receive data when reception ends, and the stop bit is 0 Overrun Error [Clearing condition] When 0 is written in ORER after reading ORER = 1 [Setting condition] When the next serial reception is completed while RDRF = 1^{*2} Receive Data Register Full *8 [Clearing conditions] When 0 is written in RDRF after reading RDRF = 1 · When the DTC is activated by an RXI interrupt and reads data from RDR When serial reception ends normally and receive data is transferred from RSR to RDR Transmit Data Register Empty [Clearing conditions] When 0 is written in TDRE after reading TDRE = 1 . When the DTC is activated by a TXI interrupt and writes data to TDR [Setting conditions] . When the TE bit in SCR is 0

· When data is transferred from TDR to TSR and data can be written in TDR

- Notes: 1. The ORER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
 - The receive data prior to the overrun error is retained in RDR, and the data received subsequently is lost. Also, subsequent serial reception cannot be continued while the ORER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.
 - 3. The FER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
 - 4. In 2-stop-bit mode, only the first stop bit is checked for a value of 0; the second stop bit is not checked. If a framing error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the FER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.
 - 5. The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
 - 6. If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the PER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.
 - Retains its previous state when the RE bit in SCR is cleared to 0 with multiprocessor format.
 - 8. RDR and the RDRF flag are not affected and retain their previous values when an error is detected during reception or when the RE bit in SCR is cleared to 0.
 If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the receive data will be lost.
 - 9. Only 0 can be written, to clear the flag.



Note: * Only 0 can be written, to clear the flag.

RDR2—Receiv	H'F	F8D	SCI2, Smart Card Interface 2						
Bit	7	6	5	4	3	2	1	0	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	R	R	R	

Store serial receive data

SCMR2—Sma	Smart Card Intert 0 Operates as 1 Smart card i Smart Card Data Invert 0 TDR contents are Receive data is sto 1 TDR contents are Receive data is sto Smart Card Data Transfer Dir 0 TDR contents are transfer				H'FI	F8E	nart Card Interface 2					
Bit		7	6	5	4	3	2	1	0			
		_	_	_	_	SDIR	SINV	_	SMIF			
Initial value		1	1	1	1	0	0	1	0			
Read/Write		_	_	_	_	R/W	R/W	_	R/W			
		Smart Card Interface Mode Select										
		0 Operates as normal SCI (smart card interface function disabled)										
			1 Sma	rt card inte	erface fund	tion enab	led					
		Smart	Card Data	a Invert								
		• •										
		F	Receive da	ta is store	d in RDR	without mo	odification					
		F	receive da	ta is store	a in RDR i	in inverted	torm					
9	Smart Card Data Transfer Direction											
	0 TDR contents are transmitted LSB-first Receive data is stored in RDR LSB-first											
	1	TDR contents are transmitted MSB-first Receive data is stored in RDR MSB-first										

ADDRA—A/D Data Register A ADDRB—A/D Data Register B ADDRC—A/D Data Register C ADDRD—A/D Data Register D					H'FF90 H'FF92 H'FF94 H'FF96				A/D Converter A/D Converter A/D Converter A/D Converter				er er				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	_	_	_	_	_	_	
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

ADCSR—A/D Control/Status Register A/D Converter H'FF98 7 6 5 3 2 0 1 Bit **SCAN ADF** ADIE **ADST** CH3 CH₂ CH₁ CH₀ 0 0 0 0 0 Initial value 0 0 0 R/(W)* R/W R/W R/W R/W R/W R/W R/W Read/Write Channel Select 2 to 0 CH3 CH2 CH1 CH0 Single Mode Scan Mode (SCAN = 1)(SCAN = 0)0 0 0 0 AN0 AN0 1 AN1 ANO. AN1 AN0 to AN2 1 0 AN₂ AN0 to AN3 1 AN3 0 0 AN4 AN4 1 AN5 AN4. AN5 AN4 to AN6 1 0 AN6 AN4 to AN7 1 AN7 1 0 0 AN8 AN8 AN9 AN8, AN9 1 1 0 AN10 AN8 to AN10 AN11 AN8 to AN11 1 Channel Select 3 0 AN8 to AN11 are group 0 analog input pins AN0 to AN3 are group 0 analog input pins, AN4 to AN7 are group 1 analog input pins Scan Mode Single mode Scan mode A/D Start 0 A/D conversion stopped • Single mode: A/D conversion is started. Cleared to 0 automatically when conversion on the specified channel ends Scan mode: A/D conversion is started. Conversion continues sequentially on the selected channels until ADST is cleared to 0 by software, a reset, or a transition to standby mode or module stop mode A/D Interrupt Enable A/D conversion end interrupt (ADI) request disabled A/D conversion end interrupt (ADI) request enabled A/D End Flag 0 [Clearing conditions] • When 0 is written in the to ADF flag after reading ADF = 1 . When the DTC is activated by an ADI interrupt and ADDR is read [Setting conditions] · Single mode: When A/D conversion ends • Scan mode: When A/D conversion ends on all specified channels

Note: * Only 0 can be written, to clear the flag.

ADCR—A/D	Control R	egister		H'1	FF99		A	A/D Converter		
Bit	7	6	5	4	3	2	1	0		
	TRGS1	TRGS0	_	_	CKS1	CKS0	_	_		
Initial value	0	0	1	1	0	0	1	1		
Read/Write	R/W	R/W	_	_	R/W	R/W	_	_		
				Clock Sel					1	
				0 0	Conver	Conversion time = 530 states (
				1	Conver	Conversion time = 266 states (n				
				1 0	Conversion time = 134 states (max.)					
				1	Conversion time = 68 states (max.)					

Timer Trigger Select

1111101	riigge	of Gelegi
0	0	A/D conversion start by software is enabled
	1	A/D conversion start by TPU conversion start trigger is enabled
1	0	Setting prohibited
	1	A/D conversion start by external trigger pin (ADTRG) is enabled

TCSR1—Timer Control/Status Register 1 H'FFA2(W), H'FFA2(R) WDT1 Bit 7 6 5 3 2 1 0 OVF WT/IT **PSS** RST/NMI CKS2 CKS₁ **TME** CKS₀ Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W $R/(W)^*$ Clock Select 2 to 0 Overflow Period* CKS2 CKS1 CKS0 Clock (where $\phi = 20 \text{ MHz}$) (where ϕ SUB = 32.768 kHz) 0 0 0 φ/2 25.6 µs 1 φ/64 819.2 µs 1 0 φ/128 1.6 ms 1 φ/512 6.6 ms 1 0 0 o/2048 26.2 ms 1 φ/8192 104.9 ms 419.4 ms 0 Reset or NMI 1 1.68 s o/131072 NMI request 15.6 ms 1 0 0 Internal reset request 1 φSUB/4 31.3 ms 1 0 ₀SUB/8 62.5 ms Prescaler Select The TCNT counts frequencyφSUB/16 125 ms 1 division clock pulses of the φSUB/32 250 ms 1 n 0 1 ₀SUB/64 500 ms The TCNT counts frequency-₀SUB/128 1 0 1 s division clock pulses of the 2 s Note: * An overflow period is the time interval between the start of Timer Enable counting up from H'00 on the TCNT and the occurrence of a TCNT overflow. TCNT is initialized to H'00 and halted TCNT counts 1 Timer Mode Select Interval timer mode: WDT1 requests an interval timer interrupt (WOVI) from the CPU when the TCNT overflows Watchdog timer mode: WDT1 requests a reset or an NMI interrupt from the CPU when the TCNT overflows Overflow Flag [Clearing conditions] • Cleared when 0 is written to the TME bit (Only applies to WDT1) • Cleared by reading TCSR when OVF = 1, then write 0 in OVF [Setting condition] When TCNT overflows (changes from H'FF to H'00) (When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset)


Note: * Only a 0 may be written to this bit to clear the flag.

TCSR1 register differs from other registers in being more difficult to write to.

For details see section 12.2.4, Notes on Register Access.

TCNT1—Time	er Counte	er 1		H'F	WI	DT1				
Bit	7	6	5	4	3	2	1	0	,	
Initial value	0	0	0	0	0	0	0	0	•	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
-									-	
Up-counter										

Note: TCNT is write-protected by a password to prevent accidental overwriting. For details see section 12.2.4, Notes on Register Access.



Note: * Determined by the state of the FWE pin.


FLMCR2—Fla	sh Memo	ory Contro	ol Registe	er 2	H'FFA9)	Fl	ash Memory				
Bit	7	6	5	4	3	2	1	0				
	FLER	_	_	_	_	_	_	_				
Initial value	0	0	0	0	0	0	0	0				
Read/Write		R	R	R	R	R	R	R				
	Flash M	Flash Memory Error										
	O Flash memory is operating normally Flash memory program/erase protection (error protection) is disabled [Clearing condition] Power-on reset or hardware standby mode											
	An error has occurred during flash memory programming/erasing Flash memory program/erase protection (error protection) is enabled [Setting condition] See section 20.8.3. Error Protection											

EBR1—Erase Blo EBR2—Erase Blo	_			H'FFAA H'FFAI			Flash Mer Flash Mer	•	
EBR1									
Bit	15	14	13	12	11	10	9	8	
	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
EBR2									
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	_	_	EB9	EB8	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	


Specify the flash memory erase area

Block (Size)	Addresses
EB0 (1 kB)	H'000000-H'0003FF
EB1 (1 kB)	H'000400-H'0007FF
EB2 (1 kB)	H'000800-H'000BFF
EB3 (1 kB)	H'000C00-H'000FFF
EB4 (28 kB)	H'001000-H'007FFF
EB5 (16 kB)	H'008000-H'00BFFF
EB6 (8 kB)	H'00C000-H'00DFFF
EB7 (8 kB)	H'00E000-H'00FFFF
EB8 (32 kB)	H'010000-H'017FFF
EB9 (32 kB)	H'018000-H'01FFFF

FLPWCR—Flas	sh Memo	ry Power	Control	Register	H'FFA	'C		Flash Me	emory
Bit	7	6	5	4	3	2	1	0	_
	PDWNE	<u> </u>	_	_	_	_	_	_	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R	R	R	R	R	R	R	
	Power	r-Down Dis	able						
	0 T	ransition to	flash mei	mory powe	r-down m	ode enabl	ed		
	1 T	ransition to	led						



Note: * Determined by state of pins P17 to P10.



Note: * Determined by state of pins P27 to P20.

PORT3—Port 3 Register				H'FFB2				Port	
Bit	7	6	5	4	3	2	1	0	_
	P37	P36	P35	P34	P33	P32	P31	P30	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	
			_						

State of the port 3 pins

Note: * Determined by state of pins P37 to P30.

PORT4—Port		H'FFB3								
Bit	7	6	5	4	3	2	1	0		
	P47	P46	P45	P44	P43	P42	P41	P40		
Initial value	*	*	*	*	*	*	*	*	•	
Read/Write	R	R	R	R	R	R	R	R		
	State of the port 4 pins									


Note: * Determined by state of pins P47 to P40.

PORT5—Port 5 Register				Port					
Bit	7	6	5	4	3	2	1	0	_
	_	_	_	_	_	P52	P51	P50	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	*	*	*	_
Read/Write	_	_	_	_	_	R	R	R	
						State of the port 5 pins			

Note: * Determined by state of pins P52 to P50.

PORT9—Port		H'FFB8							
Bit	7	6	5	4	3	2	1	0	_
	P97	P96	P95	P94	P93	P92	P91	P90	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	
			Sto	to of the r	oort 9 pins				

Note: * Determined by state of pins P97 to P90.



Note: * Determined by state of pins PA7 to PA0.

PORTB—Port	B Registe	er		H'FFBA					
Bit	7	6	5	4	3	2	1	0	
	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	
Initial value	*	*	*	*	*	*	*	*	_
Read/Write	R	R	R	R	R	R	R	R	
State of the port B pins									

Note: * Determined by state of pins PB7 to PB0.


PORTC—Port C Register				H'FFBB					
Bit	7	6	5	4	3	2	1	0	_
	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	
Initial value	*	*	*	*	*	*	*	*	_
Read/Write	R	R	R	R	R	R	R	R	

State of the port C pins

Note: * Determined by state of pins PC7 to PC0.

PORTD—Port		H'FFBC							
Bit	7	6	5	4	3	2	1	0	
	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	
State of the port D pins									

Note: * Determined by state of pins PD7 to PD0.



Note: * Determined by state of pins PE7 to PE0.

PORTF—Port F Register				H'FFBE					
Bit	7	6	5	4	3	2	1	0	
	PF7	PF6	PF5	PF4	PF3	PF2	_	PF0]
Initial value	*	*	*	*	*	*	Undefined	*	_
Read/Write	R	R	R	R	R	R	_	R	
			Sta	te of the n	ort F nins				

Note: * Determined by state of pins PF7 to PF2, PF0.

Appendix C I/O Port Block Diagrams

C.1 Port 1 Block Diagrams




Figure C.1 (a) Port 1 Block Diagram (Pins P10 and P11)




Figure C.1 (b) Port 1 Block Diagram (Pins P12 and P13)




Figure C.1 (c) Port 1 Block Diagram (Pin P14)




Figure C.1 (d) Port 1 Block Diagram (Pin P15)




Figure C.1 (e) Port 1 Block Diagram (Pin P16)




Figure C.1 (f) Port 1 Block Diagram (Pin P17)

C.2 Port 2 Block Diagrams




Figure C.2 (a) Port 2 Block Diagram (Pins P20 to P23, P25, and P27)




Figure C.2 (b) Port 2 Block Diagram (Pins P24 and P26)

C.3 Port 3 Block Diagrams




Figure C.3 (a) Port 3 Block Diagram (Pin P30)




Figure C.3 (b) Port 3 Block Diagram (Pin P31)




Figure C.3 (c) Port 3 Block Diagram (Pin P32)




Figure C.3 (d) Port 3 Block Diagram (Pin P33)




Figure C.3 (e) Port 3 Block Diagram (Pin P34)




Figure C.3 (f) Port 3 Block Diagram (Pin P35)




Figure C.3 (g) Port 3 Block Diagram (Pins P36 and P37)

C.4 Port 4 Block Diagram




Figure C.4 Port 4 Block Diagram (Pins P40 to P47)

C.5 Port 5 Block Diagrams




Figure C.5 (a) Port 5 Block Diagram (Pins P50 to P52) (H8S/2646, H8S/2646R, H8S/2645)




Figure C.5 (b) Port 5 Block Diagram (Pin P50) (H8S/2648, H8S/2648R, H8S/2647)




Figure C.5 (c) Port 5 Block Diagram (Pin P51) (H8S/2648, H8S/2648R, H8S/2647)




Figure C.5 (d) Port 5 Block Diagram (Pin P52) (H8S/2648, H8S/2648R, H8S/2647)

C.6 Port 9 Block Diagram




Figure C.6 Port 9 Block Diagram (Pins P90 to P97)

C.7 Port A Block Diagram




Figure C.7 Port A Block Diagram (Pins PA0 to PA7)

C.8 Port B Block Diagram




Figure C.8 Port B Block Diagram (Pins PB0 to PB7)

C.9 Port C Block Diagram




Figure C.9 Port C Block Diagram (Pins PC0 to PC7)

C.10 Port D Block Diagram




Figure C.10 Port D Block Diagram (Pins PD0 to PD7)

C.11 Port E Block Diagram




Figure C.11 Port E Block Diagram (Pins PE0 to PE7)

C.12 Port F Block Diagrams




Figure C.12 (a) Port F Block Diagram (Pin PF0)




Figure C.12 (b) Port F Block Diagram (Pin PF2)




Figure C.12 (c) Port F Block Diagram (Pin PF3)




Figure C.12 (d) Port F Block Diagram (Pin PF4)





Figure C.12 (e) Port F Block Diagram (Pin PF5)



Figure~C.12~(f)~~Port~F~Block~Diagram~(Pin~PF6)




Figure C.12 (g) Port F Block Diagram (Pin PF7)

C.13 Port G Block Diagram




Figure C.13 Port H Block Diagram (Pins PH0 to PH7)

C.14 Port J Block Diagram




Figure C.14 Port J Block Diagram (Pins PJ0 to PJ7)

C.15 Port K Block Diagram




Figure C.15 Port K Block Diagram (Pins PK6 and PK7)

Appendix D Pin States

D.1 Port States in Each Mode

Table D.1 I/O Port States in Each Processing State (H8S/2646, H8S/2646R, H8S/2645)

Port Name Pin Name	MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Program Execution State Sleep Mode
Port 1	4 to 7	Т	Т	kept	I/O port
Port 2	4 to 7	Т	Т	kept	I/O port
Port 3	4 to 7	Т	Т	kept	I/O port
Port 4	4 to 7	Т	Т	Т	Input port
Port 5	4 to 7	Т	Т	kept	I/O port
Port 9	4 to 7	Т	Т	Т	Input port
Port A	6	T	T	[Address output, OPE = 0] T [Address output, OPE = 1] kept [Segment, common output] port [Otherwise] kept	[Address output] A23 to A16 [Segment, common output] SEG24 to SEG21 COM4 to COM1 [Otherwise] I/O port
	7	Т	Т	[Segment, common output] port [Otherwise] kept	[Segment, common output] SEG24 to SEG21 COM4 to COM1 [Otherwise] I/O port
Port B	4, 5	L	Т	[Address output, OPE = 0]	[Address output]
	kept [Segme port		[Address output, OPE = 1] kept [Segment output] port [Otherwise]	A15 to A8 [Segment output] SEG16 to SEG9 [Otherwise] I/O port	
	7	Т	Т	[Segment output] port [Otherwise] kept	[Segment output] SEG16 to SEG9 [Otherwise] I/O port

Port Name Pin Name	MCU Opera Mode	_	Reset	Hardware Standby Mode	Software Standby Mode	Program Execution State Sleep Mode
Port C	4, 5		L	Т	[OPE = 0] T [OPE = 1] kept	A7 to A0
	6		Т	Т	[Segment output] port [DDR = 1, OPE = 0] T [DDR = 1, OPE = 1] kept [DDR = 0] kept	[Segment output] SEG8 to SEG1 [DDR = 1] A7 to A0 [DDR = 0] Input port
	7		Т	T	[Segment output] port [Otherwise] kept	[Segment output] SEG8 to SEG1 [Otherwise] I/O port
Port D	4 to 6		Т	Т	Т	Data bus
	7		T	Т	kept	I/O port
Port E	4 to 6	8 bit bus	Т	Т	kept	I/O port
		16 bit bus	T	Т	Т	Data bus
	7		Т	Т	kept	I/O port
PF7/φ	4 to 6		Clock output	T	[DDR = 0] T [DDR = 1] H	[DDR = 0] T [DDR = 1] Clock output
	7		Т	Т	[DDR = 0] T [DDR = 1] H	[DDR = 0] T [DDR = 1] Clock output
PF6/AS	4 to 6		Н	Т	[OPE = 0] T [OPE = 1] H	ĀS
	7		Т	Т	[Segment output] port [Otherwise] kept	[Segment output] SEG20 [Otherwise] I/O port

Port Name Pin Name	MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Program Execution State Sleep Mode
PF5/RD PF4/HWR	4 to 6	Н	Т	[OPE = 0] T [OPE = 1] H	RD, HWR
	7	Т	Т	[Segment output] port [Otherwise] kept	[Segment output] SEG19, SEG18 [Otherwise] I/O port
PF3/LWR	4 to 6	Н	Т	[OPE = 0] T [OPE = 1] H	LWR
	7	Т	Т	kept	I/O port
PF2/WAIT	4 to 6	Т	Т	[Segment output] port [Otherwise] kept	[WAITE = 1] WAIT
	7	Т	Т	[Segment output] port [Otherwise] kept	[Segment output] SEG17 [Otherwise] I/O port
PF0	4 to 7	Т	Т	kept	I/O port
Port H	4 to 7	Т	Т	kept	I/O port
Port J	4 to 7	T	Т	kept	I/O port
Port K	4 to 7	Т	Т	kept	I/O port
HTxD	4 to 7	Н	Т	Н	HTxD output
HRxD	4 to 7	input	Т	Т	HRxD input

Legend:

H : High level L : Low level

T: High impedance

kept : Input port becomes high-impedance, output port retains state

Port : Determined by port setting (input is high-impedance)

DDR : Data direction register
OPE : Output port enable
WAITE : Wait input enable

I/O Port States in Each Processing State (H8S/2648, H8S/2648R, H8S/2647) Table D.2

Port Name Pin Name	MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Program Execution State Sleep Mode
Port 1	4 to 7	Т	Т	kept	I/O port
Port 2	4 to 7	Т	Т	kept	I/O port
Port 3	4 to 7	Т	Т	kept	I/O port
Port 4	4 to 7	Т	Т	Т	Input port
Port 5	4 to 7	Т	Т	kept	I/O port
Port 9	4 to 7	Т	Т	Т	Input port
Port A	4, 5 6 7	L T	T T	[Address output, OPE = 0] T [Address output, OPE = 1] kept [Segment, common output] port [Otherwise] kept [Segment, common output] port [Otherwise] kept [Otherwise]	[Address output] A23 to A16 [Segment, common output] SEG40 to SEG37 COM4 to COM1 [Otherwise] I/O port [Segment, common output] SEG40 to SEG37 COM4 to COM1 [Otherwise] I/O port
Port B	4, 5 6 7	L T	T	[Address output, OPE = 0] T [Address output, OPE = 1] kept [Segment output] port [Otherwise] kept [Segment output] port [Otherwise] kept kept kept	[Address output] A15 to A8 [Segment output] SEG32 to SEG25 [Otherwise] I/O port [Segment output] SEG32 to SEG25 [Otherwise] I/O port

Port Name Pin Name	MCU Opera Mode	ting	Reset	Hardware Standby Mode	Software Standby Mode	Program Execution State Sleep Mode
Port C	4, 5		L	Т	[OPE = 0] T [OPE = 1] kept	A7 to A0
	6		Т	Т	[Segment output] port [DDR = 1, OPE = 0] T [DDR = 1, OPE = 1] kept [DDR = 0] kept	[Segment output] SEG24 to SEG17 [DDR = 1] A7 to A0 [DDR = 0] Input port
	7		Т	Т	[Segment output] port [Otherwise] kept	[Segment output] SEG24 to SEG17 [Otherwise] I/O port
Port D	4 to 6		Т	Т	Т	Data bus
	7		T	Т	kept	I/O port
Port E	4 to 6	8 bit bus	Т	Т	kept	I/O port
		16 bit bus	Т	Т	Т	Data bus
	7		T	Т	kept	I/O port
PF7/φ	4 to 6		Clock output	Т	[DDR = 0] T [DDR = 1] H	[DDR = 0] T [DDR = 1] Clock output
	7		Т	Т	[DDR = 0] T [DDR = 1] H	[DDR = 0] T [DDR = 1] Clock output
PF6/AS	4 to 6		Н	Т	[OPE = 0] T [OPE = 1] H	ĀS
	7		Т	Т	[Segment output] port [Otherwise] kept	[Segment output] SEG20 [Otherwise] I/O port

	MCU		Hardward	е	
Port Name			Standby	0.6	Program Execution State
Pin Name	Mode	Reset	Mode	Software Standby Mode	Sleep Mode
PF5/RD PF4/HWR	4 to 6	Н	Т	[OPE = 0] T [OPE = 1] H	RD, HWR
	7	Т	Т	[Segment output] port [Otherwise] kept	[Segment output] SEG19, SEG18 [Otherwise] I/O port
PF3/LWR	4	Н	Т	[OPE = 0]	LWR
	5, 6	Т	Т	T [OPE = 1] H	[16-bit bus mode] LWR [Otherwise] I/O port
	7	Т	Т	kept	I/O port
PF2/WAIT	4 to 6	Т	Т	[Segment output] port [Otherwise] kept	[WAITE = 1] WAIT
	7	Т	Т	[Segment output] port [Otherwise] kept	[Segment output] SEG17 [Otherwise] I/O port
PF0	4 to 7	Т	Т	kept	I/O port
Port H	4 to 7	T	Т	kept	I/O port
Port J	4 to 7	T	Т	kept	I/O port
Port K	4 to 7	T	Т	kept	I/O port
HTxD	4 to 7	Н	Т	Н	HTxD output
HRxD	4 to 7	input	Т	Т	HRxD input

Legend:

H : High level L : Low level

T : High impedance

kept : Input port becomes high-impedance, output port retains state

Port : Determined by port setting (input is high-impedance)

DDR : Data direction register
OPE : Output port enable
WAITE : Wait input enable

Appendix E Timing of Transition to and Recovery from Hardware Standby Mode

Timing of Transition to Hardware Standby Mode

(1) To retain RAM contents with the RAME bit set to 1 in SYSCR, drive the RES signal low at least 10 states before the STBY signal goes low, as shown below. RES must remain low until STBY signal goes low (delay from STBY low to RES high: 0 ns or more).




Figure E.1 Timing of Transition to Hardware Standby Mode

(2) To retain RAM contents with the RAME bit cleared to 0 in SYSCR, or when RAM contents do not need to be retained, RES does not have to be driven low as in (1).

Timing of Recovery from Hardware Standby Mode

Drive the \overline{RES} signal low and the NMI signal high approximately 100 ns or more before \overline{STBY} goes high to execute a power-on reset.




Figure E.2 Timing of Recovery from Hardware Standby Mode

Appendix F Package Dimensions

The package dimension that is shown in the Renesas Semiconductor Package Data Book has priority.

Figure F.1 shows the package dimensions of the H8S/2646R and H8S/2648R and figure F.2 shows that of the H8S/2646, H8S/2645, H8S/2648, and H8S/2647.




Figure F.1 FP-144J Package Dimension (H8S/2646R, H8S/2648R)




Figure F.2 FP-144G Package Dimension (H8S/2646, H8S/2645, H8S/2648, H8S/2647)

Renesas 16-Bit Single-Chip Microcomputer H8S/2646 Group, H8S/2646R F-ZTAT™, H8S/2648R F-ZTAT™ User's Manual: Hardware

Publication Date: 1st Edition, December 1999

Rev.7.00, June 10, 2010

Published by: Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi,

Kanagawa 211-8668 Japan



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc.

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 161F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tei: +852-2886-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied 'or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2010 Renesas Electronics Corporation. All rights reserved. Colophon 1.0

H8S/2646 Group, H8S/2646R F-ZTAT™, H8S/2648R F-ZTAT™ User's Manual: Hardware

