



# STB13N80K5, STF13N80K5, STP13N80K5, STW13N80K5

N-channel 800 V, 0.37 Ω typ., 12 A SuperMESH™ 5 Power MOSFETs in D<sup>2</sup>PAK, TO-220FP, TO-220 and TO-247 packages

Datasheet - production data



**Figure 1. Internal schematic diagram**



## Features

Order codes	V <sub>DS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	P <sub>TOT</sub>
STB13N80K5	800 V	0.45 Ω	12 A	190 W
STF13N80K5				35 W
STP13N80K5				190 W
STW13N80K5				

- Worldwide best FOM (figure of merit)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

## Applications

- Switching applications

## Description

These devices are N-channel Zener-protected Power MOSFETs realized in SuperMESH™ 5, a revolutionary avalanche-rugged very high voltage Power MOSFET technology based on an innovative proprietary vertical structure. The result is a drastic reduction in on-resistance and ultra low gate charge for applications which require superior power density and high efficiency.

**Table 1. Device summary**

Order codes	Marking	Packages	Packaging
STB13N80K5	13N80K5	D <sup>2</sup> PAK	Tape and reel
STF13N80K5		TO-220FP	Tube
STP13N80K5		TO-220	
STW13N80K5		TO-247	

## Contents

<b>1</b>	<b>Electrical ratings</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics</b>	<b>4</b>
2.1	Electrical characteristics (curves)	6
<b>3</b>	<b>Test circuits</b>	<b>10</b>
<b>4</b>	<b>Package mechanical data</b>	<b>11</b>
4.1	D <sup>2</sup> PAK, STB13N80K5	12
4.2	TO-220FP, STF13N80K5	15
4.3	TO-220, STP13N80K5	17
4.4	TO-247, STW13N80K5	19
<b>5</b>	<b>Packaging mechanical data</b>	<b>21</b>
<b>6</b>	<b>Revision history</b>	<b>23</b>

# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		D <sup>2</sup> PAK, TO-220, TO-247	TO-220FP	
$V_{GS}$	Gate-source voltage	$\pm 30$		V
$I_D$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	12	12 <sup>(1)</sup>	A
$I_D$	Drain current (continuous) at $T_C = 100^\circ\text{C}$	7.6	7.6 <sup>(1)</sup>	A
$I_{DM}^{(2)}$	Drain current (pulsed)	48	48 <sup>(1)</sup>	A
$P_{TOT}$	Total dissipation at $T_C = 25^\circ\text{C}$	190	35	W
$I_{AR}$	Max current during repetitive or single pulse avalanche (pulse width limited by $T_{jmax}$ )	4		A
$E_{AS}$	Single pulse avalanche energy (starting $T_J = 25^\circ\text{C}$ , $I_D=I_{AS}$ , $V_{DD}=50\text{ V}$ )	148		mJ
$V_{iso}$	Insulation withstand voltage (RMS) from all three leads to external heat sink ( $t=1\text{ s}$ ; $T_C=25^\circ\text{C}$ )	2500		V
$dv/dt^{(3)}$	Peak diode recovery voltage slope	4.5		V/ns
$dv/dt^{(4)}$	MOSFET dv/dt ruggedness	50		V/ns
$T_j$ $T_{stg}$	Operating junction temperature Storage temperature	-55 to 150		°C

1. Limited by package.
2. Pulse width limited by safe operating area.
3.  $I_{SD} \leq 12\text{ A}$ ,  $dI/dt \leq 100\text{ A}/\mu\text{s}$ ,  $V_{Peak} \leq V_{(BR)DSS}$
4.  $V_{DS} \leq 640\text{ V}$

Table 3. Thermal data

Symbol	Parameter	Value				Unit
		D <sup>2</sup> PAK	TO-220	TO-220FP	TO-247	
$R_{thj-case}$	Thermal resistance junction-case max	0.66	3.57			
$R_{thj-amb}$	Thermal resistance junction-amb max		62.5	50		°C/W
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb max	30				

1. When mounted on 1inch<sup>2</sup> FR-4 board, 2 oz Cu.

## 2 Electrical characteristics

( $T_{CASE} = 25^\circ\text{C}$  unless otherwise specified).

**Table 4. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0, I_D = 1 \text{ mA}$	800			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0, V_{DS} = 800 \text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0, V_{DS} = 800 \text{ V}, T_c = 125^\circ\text{C}$			50	$\mu\text{A}$
$I_{GSS}$	Gate body leakage current	$V_{DS} = 0, V_{GS} = \pm 20 \text{ V}$			$\pm 10$	$\mu\text{A}$
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 100 \mu\text{A}$	3	4	5	V
$R_{DS(\text{on})}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 6 \text{ A}$		0.37	0.45	$\Omega$

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0$	-	870	-	pF
$C_{oss}$	Output capacitance		-	50	-	pF
$C_{rss}$	Reverse transfer capacitance		-	2	-	pF
$C_{o(\text{tr})}^{(1)}$	Equivalent capacitance time related	$V_{GS} = 0, V_{DS} = 0 \text{ to } 640 \text{ V}$	-	110	-	pF
$C_{o(er)}^{(2)}$	Equivalent capacitance energy related		-	43	-	pF
$R_G$	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0$	-	5	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 12 \text{ A}$ $V_{GS} = 10 \text{ V}$ (see <a href="#">Figure 22</a> )	-	29	-	nC
$Q_{gs}$	Gate-source charge		-	7	-	nC
$Q_{gd}$	Gate-drain charge		-	18	-	nC

1. Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$
2. Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 400 \text{ V}$ , $I_D = 6\text{A}$ , $R_G=4.7 \Omega$ , $V_{GS}=10 \text{ V}$ (see <a href="#">Figure 24</a> )	-	16	-	ns
$t_r$	Rise time		-	16	-	ns
$t_{d(off)}$	Turn-off delay time		-	42	-	ns
$t_f$	Fall time		-	16	-	ns

**Table 7. Source drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current	$V_{GS}=0$ , $I_{SD}=12 \text{ A}$	-		14	A
$I_{SDM}$	Source-drain current (pulsed)		-		56	A
$V_{SD}^{(1)}$	Forward on voltage	$V_{GS}=0$ , $I_{SD}=12 \text{ A}$	-		1.5	V
$t_{rr}$	Reverse recovery time	$I_{SD}=12 \text{ A}$ , $V_{DD}=60 \text{ V}$ $di/dt = 100 \text{ A}/\mu\text{s}$ , (see <a href="#">Figure 23</a> )	-	406		ns
$Q_{rr}$	Reverse recovery charge		-	5.7		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	28		A
$t_{rr}$	Reverse recovery time	$I_{SD}=12 \text{ A}$ , $V_{DD}=60 \text{ V}$ $di/dt=100 \text{ A}/\mu\text{s}$ , $T_j=150^\circ\text{C}$ (see <a href="#">Figure 23</a> )	-	600		ns
$Q_{rr}$	Reverse recovery charge		-	7.9		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	26		A

1. Pulsed: pulse duration = 300 $\mu\text{s}$ , duty cycle 1.5%

**Table 8. Gate-source Zener diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1\text{mA}$ , $I_D = 0$	30	-	-	V

The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

## 2.1 Electrical characteristics (curves)



Figure 2. Safe operating area for D<sup>2</sup>PAKFigure 3. Thermal impedance for D<sup>2</sup>PAK

Figure 4. Safe operating area for TO-220FP




Figure 5. Thermal impedance for TO-220FP




Figure 6. Safe operating area for TO-220




Figure 7. Thermal impedance for TO-220




Figure 8. Safe operating area for TO-247




Figure 9. Thermal impedance for TO-247




Figure 10. Output characteristics




Figure 11. Transfer characteristics











Figure 12. Normalized  $V_{(BR)DSS}$  vs temperature

Figure 13. Static drain-source on-resistance




**Figure 14. Gate charge vs gate-source voltage****Figure 15. Capacitance variations****Figure 16. Normalized gate threshold voltage vs temperature****Figure 17. Normalized on-resistance vs temperature****Figure 18. Source-drain diode forward characteristics****Figure 19. Output capacitance stored energy**

**Figure 20. Maximum avalanche energy vs.  
starting  $T_j$**




### 3 Test circuits


**Figure 21. Switching times test circuit for resistive load**




**Figure 22. Gate charge test circuit**




**Figure 23. Test circuit for inductive load switching and diode recovery times**




**Figure 24. Unclamped inductive load test circuit**



**Figure 25. Unclamped inductive waveform**



**Figure 26. Switching time waveform**




## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.


## 4.1 D<sup>2</sup>PAK, STB13N80K5

**Figure 27. D<sup>2</sup>PAK (TO-263) drawing**



**Table 9. D<sup>2</sup>PAK (TO-263) mechanical data**


Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
c	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50		
E	10		10.40
E1	8.50		
e		2.54	
e1	4.88		5.28
H	15		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.4	
V2	0°		8°

**Figure 28. D<sup>2</sup>PAK footprint<sup>(a)</sup>**

a. All dimension are in millimeters

## 4.2 TO-220FP, STF13N80K5

Figure 29. TO-220FP drawing




7012510\_Rev\_K\_B

**Table 10. TO-220FP mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.4		4.6
B	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
H	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Ø	3		3.2

### 4.3 TO-220, STP13N80K5

Figure 30. TO-220 type A drawing




0015988\_typeA\_Rev\_T

Table 11. TO-220 type A mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
c	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
e	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
ØP	3.75		3.85
Q	2.65		2.95

## 4.4 TO-247, STW13N80K5

Figure 31. TO-247 drawing




0075325\_G

**Table 12. TO-247 mechanical data**

Dim.	mm.		
	Min.	Typ.	Max.
A	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
c	0.40		0.80
D	19.85		20.15
E	15.45		15.75
e	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

## 5 Packaging mechanical data

Figure 32. Tape




AM08852v1

Table 13. D<sup>2</sup>PAK (TO-263) tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	10.5	10.7	A		330
B0	15.7	15.9	B	1.5	
D	1.5	1.6	C	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	T		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base qty		1000
P2	1.9	2.1	Bulk qty		1000
R	50				
T	0.25	0.35			
W	23.7	24.3			

Figure 33. Reel



## 6 Revision history

Table 14. Document revision history

Date	Revision	Changes
07-Mar-2013	1	Initial release.
27-Mar-2013	2	Updated <i>Figure 1: Internal schematic diagram</i> . Minor text changes. Document status promoted from preliminary data to production data.
15-Apr-2013	3	– Modified: $E_{AS}$ value, the entire typical values on <i>Table 5, 6</i> and <i>7</i> – Inserted: <i>Section 2.1: Electrical characteristics (curves)</i> – Minor text changes
27-Jun-2014	4	– Added: TO-247 package – Added: <i>Figure 8</i> and <i>9</i> – Updated: <i>Section 4: Package mechanical data</i> – Minor text changes

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)