150 mA, Capacitor Free, Very Low Dropout CMOS Voltage Regulator

The NCP140 is a 150 mA very low dropout regulator which offers excellent voltage accuracy and clean output voltage for power sensitive application. The NCP140 is very suitable for battery powered application due to very low quiescent current and virtually zero current at disable mode. This device is stable with or without output capacitors and allows minimize footprint and BOM. The XDFN4 package is optimized for use in space constrained applications.

Features

- Stable Operation with or without Capacitors
- Operating Input Voltage Range: 1.6 V to 5.5 V
- Available in Fixed Voltage Options: 1.5 V to 5 V Contact Factory for Other Voltage Options
- ±1% Typical Accuracy @ 25°C
- Very Low Quiescent Current of Typ. 45 μA
- Standby Current: 0.1 μA
- Very Low Dropout: 125 mV for 3.3 V @ 150 mA
- High PSRR: 55 dB @ 1 kHz
- Available in XDFN4 0.8 mm x 0.8 mm x 0.4 mm Package
 - XDFN4 1.0 mm x 1.0 mm x 0.4 mm Package
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Battery-powered Equipment
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders




Figure 1. Typical Application Schematic



ON Semiconductor™

www.onsemi.com

MARKING DIAGRAMS



XDFN4, 0.8x0.8 CASE 711BF (In development)



X = Specific Device CodeMM = Date Code




XDFN4, 1.0x1.0 CASE 711AJ



XX = Specific Device CodeM = Date Code


PIN CONNECTIONS



(Bottom View)

ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.



^{*}Active output discharge is available only for NCP140Axxx options.

Figure 2. Simplified Schematic Block Diagram

PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description			
1	OUT	Regulated output voltage pin. A small ceramic capacitor can be connected to improve fast load transient.			
2	GND	Ground pin			
3	EN	Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.			
4	IN	Input pin			
_	EPAD	Expose pad must be connect to GND pin as short as possible. Soldered to a large ground copper plane allows for effective heat removal.			

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V _{IN}	-0.3 V to 6	V
Output Voltage	V _{OUT}	–0.3 V to V _{IN} + 0.3 V or 6 V	V
Chip Enable Input	V _{CE}	–0.3 V to V _{IN} + 0.3 V or 6 V	V
Output Short Circuit Duration	t _{SC}	unlimited	s
Maximum Junction Temperature	T _J	150	°C
Storage Temperature	T _{STG}	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD _{HBM}	2000	V
ESD Capability, Machine Model (Note 2)	ESD _{MM}	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- This device series incorporates ESD protection and is tested by the following methods:
 - ESD Human Body Model tested per EIA/JESD22-A114
 - ESD Machine Model tested per EIA/JESD22-A115
 - Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

THERMAL CHARACTERISTICS

Rating		Value	Unit
Thermal Characteristics, XDFN4 0.8 mm x 0.8 mm Thermal Resistance, Junction-to-Air (Note 3)	$R_{\theta JA}$	252	°C/W
Thermal Characteristics, XDFN4 1.0 mm x 1.0 mm Thermal Resistance, Junction-to-Air (Note 3)	$R_{\theta JA}$	265	°C/W

3. Measured according to JEDEC board specification. Detailed description of the board can be found in JESD51-7

 $\label{eq:continuous} \textbf{ELECTRICAL CHARACTERISTICS} - 40^{\circ}\text{C} \leq \text{T}_{J} \leq 85^{\circ}\text{C}; \ V_{IN} = V_{OUT(NOM)} + 0.5 \ \text{V}; \ I_{OUT} = 1 \ \text{mA}, \ C_{IN} = C_{OUT} = \text{none}, \ \text{unless otherwise noted}. \ V_{EN} = 0.9 \ \text{V}. \ \text{Typical values are at T}_{J} = +25^{\circ}\text{C}. \ \text{Min/Max values are for } -40^{\circ}\text{C} \leq \text{T}_{J} \leq 85^{\circ}\text{C} \ \text{(Note 3)}$

Parameter	Test Condition	Test Conditions		Min	Тур.	Max	Unit
Operating Input Voltage			V_{IN}	1.6		5.5	V
Output Voltage Accuracy	V _{OUT} ≥ 1.8 V, T _J :	V _{OUT} ≥ 1.8 V, T _J = 25°C			±1		%
	V _{OUT} < 1.8 V, T _J :	V _{OUT} < 1.8 V, T _J = 25°C			±20		mV
	V _{OUT} ≥ 1.8 V, −40°C ≤	$V_{OUT} \ge 1.8 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 85^{\circ}\text{C}$		-2		+2	%
	V _{OUT} < 1.8 V, -40°C ≤	≤ T _J ≤ 85°C		-50		+50	mV
Line Regulation	V _{OUT(NOM)} + 0.5 V ≤ '	V _{IN} ≤ 5.5 V	Line _{Reg}		1.0	5.0	mV
Load Regulation	I _{OUT} = 0 mA to 1	50 mA	Load _{Reg}		10	30	mV
Dropout Voltage (Note 5)		V _{OUT(NOM)} = 1.8 V	V _{DO}		255	280	mV
	I _{OUT} = 150 mA	$V_{OUT(NOM)} = 3.3 \text{ V}$			125	145	
Output Current Limit	V _{OUT} = 90% V _{OU}	T(NOM)	I _{CL}		230		mA
Short Circuit Current	V _{OUT} = 0V		I _{SC}		250		mA
Quiescent Current	I _{OUT} = 0 mA		IQ		45	75	μΑ
Shutdown Current	utdown Current $V_{EN} \le 0.4 \text{ V}, V_{IN} = 5.5 \text{ V}$		I _{DIS}		0.1	1.0	μΑ
EN Pin Threshold Voltage	EN Input Voltage "H"		V _{ENH}	0.9			V
	EN Input Voltage "L"		V _{ENL}			0.4	
EN Pin Current	V _{EN} = 5.5 V		I _{EN}		0.01	1.0	μΑ
Turn-On Time	C_{OUT} = 1 μ F, I_{OUT} =150 mA, From assertion of V_{EN} to V_{OUT} = 98% $V_{OUT(NOM)}$		T _{ON}		100		μS
Power Supply Rejection Ratio	$V_{IN} = 3.5 \text{ V}, V_{OUT(NOM)} = 2.5 \text{ V},$	f = 100 Hz	PSRR		62		dB
	I _{OUT} = 10 mA	f = 1 kHz			55		
Output Noise Voltage	utput Noise Voltage $ V_{\text{IN}} = 2.3 \text{ V, V}_{\text{OUT(NOM)}} = 1.8 \text{ V,} $ $ I_{\text{OUT}} = 10 \text{ mA f} = 100 \text{ Hz to } 100 \text{ kHz} $		V _N		17		μV_{RMS}
Thermal Shutdown Temperature	Temperature increasing from T _J = +25°C		T _{SD}		160		°C
Thermal Shutdown Hysteresis	Temperature falling from T _{SD}		T _{SDH}		20		°C
Output Discharge Pull-Down	V _{EN} ≤ 0.4 V, A options only		R _{DISCH}		100		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


ORDERING INFORMATION

	Nominal Output				
Device	Voltage	Description	Marking	Package	Shipping [†]
NCP140AMXC180TCG	1.8 V	GA			
NCP140AMXC280TCG	2.8 V	Anting Output Dischause	GC	XDFN4	
NCP140AMXC300TCG	3.0 V	Active Output Discharge	GE	(Pb-Free)	3000 / Tape & Reel (Available soon)
NCP140AMXC330TCG	3.3 V		GD	CASE 711BF	,
NCP140BMXC330TCG	3.3 V	Without Active Output Discharge	G2		
NCP140AMXD180TCG	1.8 V		GA		
NCP140AMXD280TCG	2.8 V	Active Output Discharge	GC	XDFN4	
NCP140AMXD300TCG	3.0 V		GE	(Pb-Free)	3000 / Tape & Reel
NCP140AMXD330TCG	3.3 V		GD	CASE 711AJ	
NCP140BMXD330TCG	3.3 V	Without Active Output Discharge	G2		

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T_A = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.


^{5.} Dropout voltage is characterized when V_{OUT} falls 100 mV below V_{OUT(NOM)}.



3.34 3.33 V_{OUT}, OUTPUT VOLTAGE (V) 3.32 $I_{OUT} = 1 \text{ mA}$ 3.31 3.30 I_{OUT} = 150 mA 3.29 3.28 3.27 $V_{IN} = 3.8 \text{ V}$ $V_{OUT} = 3.3 V$ 3.26 $C_{IN} = 1 \, \mu F$ 3.25 $C_{OUT} = 1 \mu F$ 3.24 -40 -20 20 40 60 80 100 120 140 0 T_J, JUNCTION TEMPERATURE (°C)

Figure 3. Output Voltage vs. Temperature – $V_{OUT} = 1.8 \text{ V}$

Figure 4. Output Voltage vs. Temperature – $V_{OUT} = 3.3 \text{ V}$







Figure 5. Line Regulation vs. Temperature – $V_{OUT} = 1.8 \text{ V}$

Figure 6. Line Regulation vs. Temperature – $V_{OUT} = 3.3 \text{ V}$






Figure 7. Load Regulation vs. Temperature – $V_{OUT} = 1.8 \text{ V}$

Figure 8. Load Regulation vs. Temperature – $V_{OUT} = 3.3 \text{ V}$

TYPICAL CHARACTERISTICS




Figure 9. Ground Current vs. Load Current - $V_{OUT} = 1.8 V$




Figure 11. Quiescent Current vs. Input Voltage -V_{OUT} = 1.8 V

V_{IN}, INPUT VOLTAGE (V)




Figure 13. Dropout Voltage vs. Load Current - $V_{OUT} = 1.8 V$




Figure 10. Ground Current vs. Load Current - $V_{OUT} = 3.3 V$




Figure 12. Quiescent Current vs. Input Voltage - $V_{OUT} = 3.3 V$




Figure 14. Dropout Voltage vs. Load Current - $V_{OUT} = 3.3 V$




Figure 15. Dropout Voltage vs. Temperature – $V_{OUT} = 1.8 \text{ V}$




Figure 16. Dropout Voltage vs. Temperature – $V_{OUT} = 3.3 \text{ V}$




Figure 17. Current Limit vs. Temperature




Figure 18. Short Circuit Current vs. Temperature




Figure 19. Enable Threshold Voltage vs. Temperature





Figure 20. Enable Current vs. Temperature







Figure 22. Discharge Resistivity vs. Temperature



	RMS Output Noise (μV)		
l _{OUT}	10 Hz – 100 kHz	100 Hz – 100 kHz	
10 mA	26.21	17.94	
150 mA	27.51	19.11	

Figure 23. Output Voltage Noise Spectral Density – V_{OUT} = 1.8 V




Figure 24. PSRR for Various Output Currents, $V_{OUT} = 1.8 \text{ V}$




Figure 25. PSRR for Various Output Currents, $V_{OUT} = 3.3 \text{ V}$




Figure 26. PSRR for Different Output Capacitor, $V_{OUT} = 3.3 \text{ V}$




Figure 27. PSRR for Different Output V_{IN} , $V_{OUT} = 3.3 \text{ V}$




Figure 28. Enable Turn-on Response – C_{OUT} = None, I_{OUT} = 10 mA




Figure 29. Enable Turn-on Response – C_{OUT} = None, I_{OUT} = 150 mA




Figure 30. Enable Turn-on Response – C_{OUT} = 470 nF, I_{OUT} = 10 mA




Figure 31. Enable Turn-on Response - C_{OUT} = 470 nF, I_{OUT} = 150 mA




Figure 32. Line Transient Response – C_{OUT} = None




Figure 34. Load Transient Response – 1 mA to 150 mA – C_{OUT} = None




Figure 36. Load Transient Response – 1 mA to 150 mA – C_{OUT} = 1 μF




Figure 33. Line Transient Response – C_{OUT} = 470 nF




Figure 35. Load Transient Response – 150 mA to 1 mA – C_{OUT} = None




Figure 37. Load Transient Response – 150 mA to 1 mA – C_{OUT} = 1 μF




Figure 38. Load Transient Response – 1 mA to 150 mA – t_{RISE} = 2 μs




Figure 39. Load Transient Response – 150 mA to 1 mA – t_{FALL} = 2 μs




Figure 40. Over Temperature Protection - TSD




Figure 41. Enable Turn-Off




Figure 42. Slow V_{IN} Ramp

APPLICATIONS INFORMATION

General

The NCP140 is high performance low dropout regulator capable of supplying 150 mA and providing very stable output voltage with or without capacitors. The device is designed to remain stable with any type of capacitor or even without input and output capacitor. The NCP140 also offers low quiescent current and very small packages suitable for space constrains application. In connection with no capacitor requirements the regulator is very useful in wearable application, smartphones and everywhere where is high power density required.

Input and Output Capacitor Selection

In spite of the NCP140 is designed as capless device capacitors can be added to improve dynamic behavior such as fast load transient or PSRR. Recommendation for selection input and output capacitor is very similar as for high performance LDO. Low ESR ceramic capacitor is the most beneficial for improvement load transient and PSRR but suitable is almost any type of capacitor. The NCP140 remains stable with electrolytic and tantalum capacitor too.

Enable Operation

The NCP140 uses the EN pin to enable/disable its device and to deactivate/activate the active discharge function.

If the EN pin voltage is <0.4 V the device is guaranteed to be disabled. The pass transistor is turned—off so that there is virtually no current flow between the IN and OUT. The active discharge transistor is active (only A option) so that the output voltage V_{OUT} is pulled to GND through a 100 Ω resistor. In the disable state the device consumes as low as typ. 10 nA from the V_{IN} .

If the EN pin voltage >0.9 V the device is guaranteed to be enabled. The NCP140 regulates the output voltage and the active discharge transistor is turned—off.

The EN pin has internal pull-down current source with typ. value of 100 nA which assures that the device is turned-off when the EN pin is not connected. In the case where the EN function isn't required the EN should be tied directly to IN.

Output Current Limit

Output Current is internally limited within the IC to a typical 230 mA. The NCP140 will source this amount of current measured with a voltage drops on the 90% of the nominal V_{OUT} . If the Output Voltage is directly shorted to ground ($V_{OUT} = 0$ V), the short circuit protection will limit the output current to approximately 250 mA. The current limit and short circuit protection will work properly over whole temperature range and also input voltage range. There is no limitation for the short circuit duration.

Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown threshold ($T_{SD}-160^{\circ}\text{C}$ typical), Thermal Shutdown event is detected and the device is disabled. The IC will remain in this state until the die temperature decreases below the Thermal Shutdown Reset threshold ($T_{SDU}-140^{\circ}\text{C}$ typical). Once the IC temperature falls below the 140°C the LDO is enabled again. The thermal shutdown feature provides the protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking.

Power Dissipation

As power dissipated in the NCP140 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part.

The maximum power dissipation the NCP140 can handle is given by:

$$P_{D(MAX)} = \frac{\left[85^{\circ}C - T_{A}\right]}{\theta_{JA}}$$
 (eq. 1)

The power dissipated by the NCP140 for given application conditions can be calculated from the following equation:

$$P_{D} \approx V_{IN} \! \! \left(I_{GND} @ I_{OUT} \right) + I_{OUT} \! \! \left(V_{IN} - V_{OUT} \right) \hspace{0.1in} \text{(eq. 2)}$$




Figure 43. θ_{JA} and $P_{D (MAX)}$ vs. Copper Area (XDFN4– 0.8 x 0.8 mm)




Figure 44. θ_{JA} and $P_{D\;(MAX)}$ vs. Copper Area (XDFN4– 1 x 1 mm)

Reverse Current

The PMOS pass transistor has an inherent body diode which will be forward biased in the case that $V_{OUT} > V_{IN}$. Due to this fact in cases, where the extended reverse current condition can be anticipated the device may require additional external protection.

Turn-On Time

The turn–on time is defined as the time period from EN assertion to the point in which V_{OUT} will reach 98% of its


nominal value. This time is dependent on various application conditions such as $V_{OUT(NOM)}$, C_{OUT} , T_A .

PCB Layout Recommendations

Larger copper area connected to the pins will improve the device thermal resistance and improve maximum power dissipation. The actual power dissipation can be calculated from the equation above (Equation 2). Expose pad should be tied the shortest path to the GND pin.

PACKAGE DIMENSIONS


XDFN4 0.8x0.8, 0.48P CASE 711BF





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

XDFN4 1.0x1.0, 0.65P CASE 711AJ **ISSUE A**








NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- ASINE T 14-5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION b APPLIES TO PLATED TERMINAL
 AND IS MEASURED BETWEEN 0.15 AND
 0.20 mm FROM THE TERMINAL TIPS.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.33	0.43		
A1	0.00	0.05		
A3	0.10	REF		
b	0.15	0.25		
b2	0.02	0.12		
D	1.00 BSC			
D2	0.43	0.53		
E	1.00 BSC			
е	0.65 BSC			
L	0.20	0.30		
L2	0.07	0.17		

RECOMMENDED MOUNTING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer applications by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Phone: 81–3–5817–1050