

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com,

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

Product data sheet

Product profile

1.1 General description

N-channel enhancement mode power Field-Effect Transistor (FET) in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology.

1.2 Features

- Very low on-state resistance
- 175 °C rated

- Q101 compliant
- Logic level compatible

1.3 Applications

- Automotive systems
- Motors, lamps and solenoids
- General purpose power switching
- 12 V, 24 V and 42 V loads

1.4 Quick reference data

- $E_{DS(AL)S} \le 85 \text{ mJ}$
- $I_D \le 23 \text{ A}$

- \blacksquare R_{DSon} = 45 mΩ (typ)
- Arr P_{tot} \leq 75 W

Pinning information

Table 1. **Pinning**

Pin	Description	Simplified outline	Symbol
1, 2, 3	source (S)		
4	gate (G)	mb	D
mb	mounting base; connected to drain (D)	Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q	mb/798 S1 S2 S3
		SOT669 (LFPAK)	



3. Ordering information

Table 2. Ordering information

Type number	Package		
	Name	Description	Version
BUK9Y53-100B	LFPAK	plastic single-ended surface-mounted package (LFPAK); 4 leads	SOT669

4. Limiting values


Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	100	V
V_{DGR}	drain-gate voltage (DC)	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
V_{GS}	gate-source voltage		-	±15	V
I _D	drain current	T_{mb} = 25 °C; V_{GS} = 5 V; see <u>Figure 2</u> and <u>3</u>	-	23	Α
		T _{mb} = 100 °C; V _{GS} = 5 V; see <u>Figure 2</u>	-	16	Α
I_{DM}	peak drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$; see Figure 3	-	94	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 1</u>	-	75	W
T _{stg}	storage temperature		-55	+175	°C
Tj	junction temperature		-55	+175	°C
Source-d	Irain diode				
I _{DR}	reverse drain current	$T_{mb} = 25 ^{\circ}C$	-	23	Α
I _{DRM}	peak reverse drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \ \mu s$	-	94	Α
Avalanch	ne ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	unclamped inductive load; I_D = 23 A; $V_{DS} \le 100$ V; V_{GS} = 5 V; R_{GS} = 50 Ω ; starting at T_j = 25 °C	-	85	mJ
E _{DS(AL)R}	repetitive drain-source avalanche energy		-	[1]	-

[1] Conditions:

- a) Maximum value not quoted. Repetitive rating defined in Figure 16.
- b) Single-pulse avalanche rating limited by $T_{j(\text{max})}$ of 175 $^{\circ}\text{C}.$
- c) Repetitive avalanche rating limited by $T_{j(avg)}$ of 170 $^{\circ}\text{C}.$
- d) Refer to application note *AN10273* for further information.



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100 \%$$

Fig 1. Normalized total power dissipation as a function of mounting base temperature





Fig 2. Continuous drain current as a function of mounting base temperature



 T_{mb} = 25 °C; I_{DM} is single pulse.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

5. Thermal characteristics

Table 4: Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	2	K/W




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

6. Characteristics

Table 5: Characteristics

 $T_j = 25 \,^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}$				
		T _j = 25 °C	100	-	-	V
		T _j = −55 °C	89	-	-	V
V _{GS(th)}	gate-source threshold voltage	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; see <u>Figure 9</u> and <u>10</u>				
		T _j = 25 °C	1.1	1.5	2	V
		T _j = 175 °C	0.5	-	-	V
		T _j = −55 °C	-	-	2.3	V
I _{DSS}	drain leakage current	V _{DS} = 100 V; V _{GS} = 0 V				
		T _j = 25 °C	-	0.02	1	μΑ
		T _j = 175 °C	-	-	500	μΑ
I _{GSS}	gate leakage current	$V_{GS} = \pm 15 \text{ V}; V_{DS} = 0 \text{ V}$	-	2	100	nA
R _{DSon}	drain-source on-state resistance	$V_{GS} = 5 \text{ V}$; $I_D = 10 \text{ A}$; see Figure 6 and 8	-			
		T _j = 25 °C	-	45	53	$m\Omega$
		T _j = 175 °C	-	-	132	$m\Omega$
		V _{GS} = 4.5 V; I _D = 10 A	-	-	59	$m\Omega$
		V _{GS} = 10 V; I _D = 10 A	-	41	49	$m\Omega$
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 15 \text{ A}$; $V_{DS} = 80 \text{ V}$; $V_{GS} = 5 \text{ V}$;		18	-	nC
Q _{GS}	gate-source charge	see Figure 14	-	4.1	-	nC
Q_{GD}	gate-drain charge		-	8	-	nC
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	-	1600	2130	pF
C _{oss}	output capacitance	see Figure 12	-	141	170	pF
C _{rss}	reverse transfer capacitance		-	60	82	pF
t _{d(on)}	turn-on delay time	$V_{DS} = 30 \text{ V}; R_L = 2.5 \Omega;$	-	18	-	ns
t _r	rise time	V_{GS} = 5 V; R_G = 10 Ω	-	26	-	ns
t _{d(off)}	turn-off delay time		-	52	-	ns
t _f	fall time		-	16	-	ns
Source-d	rain diode					
V_{SD}	source-drain voltage	$I_S = 25 \text{ A}$; $V_{GS} = 0 \text{ V}$; see Figure 15	-	0.85	1.2	V
t _{rr}	reverse recovery time	$I_S = 20 \text{ A}; dI_S/dt = -100 \text{ A/}\mu\text{s};$	-	71	-	ns
Q _r	recovered charge	$V_{GS} = 0 \text{ V}; V_{R} = 30 \text{ V}$	-	83	-	nC





Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values



 T_j = 25 °C; I_D = 20 A

Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values





Fig 7. Drain-source on-state resistance as a function of drain current; typical values



$$a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature





Fig 9. Gate-source threshold voltage as a function of junction temperature



 $T_{j} = 25~^{\circ}C;~V_{DS} = V_{GS}$

Fig 10. Sub-threshold drain current as a function of gate-source voltage






Fig 11. Forward transconductance as a function of drain current; typical values

 $T_j = 25 \,^{\circ}C; \, V_{DS} = 25 \,^{\circ}V$




 $V_{GS} = 0 V$; f = 1 MHz

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values



 $V_{DS} = 25 \text{ V}$

Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values



 $T_i = 25 \,^{\circ}C; I_D = 10 \,^{\circ}A$

Fig 14. Gate-source voltage as a function of gate charge; typical values





Fig 15. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values



See Table note 1 of Table 3 Limiting values.


- (1) Single-pulse; $T_i = 25$ °C.
- (2) Single-pulse; $T_j = 150 \,^{\circ}\text{C}$.
- (3) Repetitive.

Fig 16. Single-pulse and repetitive avalanche rating; avalanche current as a function of avalanche time

7. Package outline

Plastic single-ended surface-mounted package (LFPAK); 4 leads

SOT669



Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	RENCES		EUROPEAN PROJECTION	EUROPEAN		
VERSION	IEC	JEDEC	JEITA			ISSUE DATE		
SOT669		MO-235				04-10-13 06-03-16		

Fig 17. Package outline SOT669 (LFPAK)

BUK9Y53-100B

N-channel TrenchMOS logic level FET

8. Revision history

Table 6. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK9Y53-100B_01	20070830	Product data sheet	-	-

9. Legal information

9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to

result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

10. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

BUK9Y53-100B

N-channel TrenchMOS logic level FET

11. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data 1
2	Pinning information 1
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 4
6	Characteristics 5
7	Package outline 9
8	Revision history
9	Legal information11
9.1	Data sheet status
9.2	Definitions
9.3	Disclaimers
9.4	Trademarks 11
10	Contact information 11
11	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

