SPECIFICATION

SPEC. No. A-Serial-a
D A T E: 2013 Sep.

То

Non-Controlled Copy

CUSTOMER'S PRODUCT NAME	TDK PRODUCT NAME
	MULTILAYER CERAMIC CHIP CAPACITORS
	CEU Series / Automotive Grade
	Serial Design

Please return this specification to TDK representatives.

If orders are placed without returned specification, please allow us to judge that specification is accepted by your side.

RECEIPT CONFIRMATION

DATE: YEAR MONTH DAY

TDK Corporation Sales Electronic Components Sales & Marketing Group **TDK-EPC Corporation**

Engineering

Ceramic Capacitors Business Group

APPROVED	Person in charge			

APPROVED	CHECKED	Person in charge

1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over the other relevant specifications.

Production places defined in this specification shall be TDK-EPC Corporation Japan,

TDK (Suzhou) Co., Ltd and TDK Components U.S.A. Inc.

EXPLANATORY NOTE:

This specification warrants the quality of the ceramic chip capacitors. The chips should be evaluated or confirmed a state of mounted on your product.


If the use of the chips goes beyond the bounds of the specification, we can not afford to guarantee.

2. CODE CONSTRUCTION

(Example)

Catalog Number : <u>CEU3</u> <u>E</u> <u>2</u> <u>X7R</u> <u>1H</u> <u>223</u> <u>K</u> <u>080</u> <u>A</u> <u>E</u> (Web) (1) (2) (3) (4) (5) (6) (7) (8) (9) (10)





Please refer to product list for the dimension of each product.

(2) Thickness

Symbol	Thickness
E	0.80 mm
J	1.25 mm

(3) Guaranteed life test condition (Details are shown in table 1 No.15 at page 7)

Symbol	Condition
2	2 x Rated voltage

(4) Temperature Characteristics (Details are shown in table 1 No.6 at page 4)



(5) Rated Voltage

Symbol	Rated Voltage
2 A	DC 100V
1 H	DC 50 V

(6) Rated Capacitance

Stated in three digits and in units of pico farads (pF).

The first and Second digits identify the first and second significant figures of the capacitance, the third digit identifies the multiplier.

R is designated for a decimal point.

Example 223 \rightarrow 22,000pF (0.022nF)


(7) Capacitance tolerance

Symbol	Tolerance
K	± 10 %
M	± 20 %

- (8) Thickness code (Only Catalog Number)
- (9) Package code (Only Catalog Number)
- (10) Special code (Only Catalog Number)
- (11) Packaging (Only Item Description)

Symbol	Packaging
В	Bulk
Т	Taping

(12) TDK Internal code



3. OPERATING TEMPERATURE RANGE

T.C.	Min. operating	Max. operating	Reference
	Temperature	Temperature	Temperature
X7R	-55°C	125°C	25°C

4. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH

6 months Max.

5. INDUSTRIAL WASTE DISPOSAL

Dispose this product as industrial waste in accordance with the Industrial Waste Law.



6. PERFORMANCE

table 1

No.	Item	Perfo	rmance	Test or inspection method			
1	External Appearance	No defects which performance.	may affect	Inspect with magnifying glass (3×).			
2	Insulation Resistance	10,000MΩ or 500 whichever smalle	•	Apply rated	Apply rated voltage for 60s.		
3	Voltage Proof	Withstand test vo insulation breakd damage.	=	1 to 5s.	oltage shal	ge I be applied for rent shall not	
4	Capacitance	Within the specified tolerance.		Measuring	g frequency	Measuring voltage	
				1kHz	z±10%	1.0±0.2Vrms.	
5	Dissipation Factor	T.C. D.F. X7R 0.03 max.		See No.4 in condition.	this table fo	or measuring	
6	Temperature Characteristics	Capacitance	e Change (%)	Capacitance shall be measured by the steps shown in the following table after thermal equilibrium is obtained for each			
	of Capacitance	No volta	age applied				
		X7R: ±15		step. ∆C be calcu	ılated ref. S	TEP3 reading	
				Step	Temper	ature(°C)	
				1		5±2	
				2		5±2	
				3		5±2	
				4	12	25±2	

No.	Item	Performance	Test or inspection method
7	Robustness of Terminations	No sign of termination coming off, breakage of ceramic, or other abnormal signs.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1 and apply a pushing force of 17.7N with 10±1s. Pushing force Capacitor P.C.Board
8	Bending	No mechanical damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 2 and bend it for 5mm.
9	Solderability	New solder to cover over 75% of termination. 25% may have pin holes or rough spots but not concentrated in one spot. Ceramic surface of A sections shall not be exposed due to melting or shifting of termination material. A section	Completely soak both terminations in solder at 235±5°C for 2±0.5s. Solder: H63A (JIS Z 3282) Flux: Isopropyl alcohol (JIS K 8839) Rosin(JIS K 5902) 25% solid solution.


No.	Ito	em	Performance			Test or inspection method			
10	Resistance to solder	External appearance	No cracks are a	llowed and all be covered at	Completely soak both terminations in solder at 260±5°C for 5±1s.				
	heat	арреагапсе			01.30. 4.2020 0 10. 0210.				
	Capacitance		least 60% with new solder.			Preheating condition			
		Capacitance	Characteristics Change from the value before test			Temp.: 150±10°C Time : 1 to 2min.			
			X7R	± 7.5 %	Flux : Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution.				
		D.F.	Meet the initial spec.		Solder	: H63A (JIS Z 3282))		
		Insulation Resistance	Meet the initial s	spec.		the capacitors in am on for 24±2h before			
	Voltage		No insulation breakdown or other damage.		Conditi	OIT IOI 2412II DEIOIE	measuremen		
11	Vibration	External appearance	No mechanical	No mechanical damage.		solder the capacito pard shown in Appen			
	Capacitance				testing.				
			Characteristics	Change from the value before test	Vibrate the capacitors with follow conditions.		h following		
			X7R	± 7.5 %	Applied force : 5G max.				
			Meet the initial spec.		Frequency: 10-2,000Hz				
		D.F.			Duration : 20 min. Cycle : 12 cycles				
12	Temperature	Temperature External No mechanic		echanical damage.		Reflow solder the capacitors on a			
	cycle	appearance			P.C.Board shown in Appendix 1 before				
		Capacitance			testing				
			Characteristics	Characteristics Change from the value before test		Expose the capacitors in the condition step1 through step 4 and repeat 1,000			
			X7R	± 7.5 %	-	consecutively.	•		
					Leave the capacitors in ambien		bient		
		D.F.	Meet the initial spec.			on for 24±2h before rement.			
	Insulation Resistance Voltage		Meet the initial spec.		Step	Temperature(°C)	Time (min.)		
			No insulation breakdown or		1	-55±3	30 ± 3		
		proof	other damage.		2	25±2	2 - 5		
					3	125±2	30 ± 2		
						25±2	2 - 5		


No.	It	em	Perf	ormance	Test or inspection method
13 Moisture Resistance (Steady State)		External appearance Capacitance	No mechanical Characteristics X7R	Change from the	Reflow solder the capacitors on a P.C.Board shown in Appendix 1 before testing. Leave at temperature 40±2°C, 90 to 95%RH for 500 +24,0h. Leave the capacitors in ambient
		D.F. Insulation Resistance	Characteristics X7R : 200% of initial spec. max $ 1,000M\Omega \text{ or } 50M\Omega\cdot\mu\text{F min.} $ whichever smaller.		condition for 24±2h before measurement.
14	Moisture Resistance	External appearance Capacitance D.F.	Characteristics X7R Characteristics X7R : 200% o	Change from the value before test	Reflow solder the capacitors on a P.C.Board shown in Appendix 1 before testing. Apply the rated voltage at temperature 85°C and 85%RH for 1,000 +24,0h. Charge/discharge current shall not exceed 50mA. Leave the capacitors in ambient condition for or 24±2h before
		Insulation Resistance	500MΩ or 25M whichever sma		weasurement. Voltage conditioning Voltage treat the capacitors under testing temperature and voltage for 1 hour. Leave the capacitors in ambient condition for 24±2h before measurement. Use this measurement for initial value

No.	It	tem	Perf	ormance	Test or inspection method	
15	Life	External appearance	No mechanical damage.		Reflow solder the capacitors on a P.C.Board shown in Appendix 1 befor testing.	
		Capacitance	Characteristics	Change from the value before test	Below the voltage shall be applied at	
			X7R	± 15 %	125±2°C for 1,000 +48, 0h. Applied voltage	
					Rated voltage x2	
		D.F.	Characteristics X7R: 200% of initial spec. max		Charge/discharge current shall not exceed 50mA.	
		Insulation Resistance	1,000MΩ or 50M whichever sma	•	Leave the capacitors in ambient condition for 24±2h before measurement.	
					Voltage conditioning Voltage treat the capacitors under testing temperature and voltage for 1 hour. Leave the capacitors in ambient condition for 24±2h before measurement. Use this measurement for initial value.	

^{*}As for the initial measurement of capacitors on number 8,12,13,14 and 15, leave capacitors at 150-10,0°C for 1 hour and measure the value after leaving capacitors for $24\pm2h$ in ambient condition.







Material: Glass Epoxy (As per JIS C6484 GE4)


P.C. Board thickness: Appendix-1, 2 1.6mm

TDI/ (EIA atula)	Dimensions (mm)			
TDK (EIA style)	а	b	С	
CEU3 (CC0603)	1.0	3.0	1.2	
CEU4 (CC0805)	1.2	4.0	1.65	

Copper (thickness 0.035mm)
Solder resist





7. INSIDE STRUCTURE AND MATERIAL



No.	NAME	MATERIAL
1	Dielectric	BaTiO₃
2	Electrode	Nickel (Ni)
3		Copper (Cu)
4	Termination	Conductive resin (Filler : Ag)
5	remination	Nickel (Ni)
6		Tin (Sn)

8. EQUIVALENT CIRCUIT DIAGRAM





By applying inner electrode patterns divided, this product has the construction which is equivalent to 2 capacitors connected in series. When one side of the serial construction is broken, it helps to reduce the risk of short circuits.

Additionally, soft electrode is applied for the termination. It exhibits a high durability to mechanical stress such as board bending and helps to reduce the risk of short circuits as a result.

This product was developed for a design concept in order to decrease number of short circuits occurrence.

It is not to guarantee the performance to absolutely avoid short circuits.



9. Caution

No.	Process	Condition						
1	Operating Condition (Storage,	 Storage The capacitors must be stored in an ambient temperature of 5 to 40°C with a relative humidity of 20 to 70%RH. The products should be used within 6 months upon receipt. 						
	Transportation)	2) The capacitors must be operated and stored in an environment free of dew condensation and these gases such as Hydrogen Sulphide, Hydrogen Sulphate, Chlorine, Ammonia and sulfur.						
		3) Avoid storing in sun light and falling of dew.						
		4) Do not use capacitors under high humidity and high and low atmospheric pressure which may affect capacitors reliability.						
		5) Capacitors should be tested for the solderability when they are stored for long time.						
		1-2. Handling in transportation						
		In case of the transportation of the capacitors, the performance of the capacitors may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2 Handling in transportation)						
2	Circuit design A Caution	2-1. Operating temperature Operating temperature should be followed strictly within this specification, especially be careful with maximum temperature.						
		Do not use capacitors above the maximum allowable operating temperature.						
		Surface temperature including self heating should be below maximum operating temperature.						
		(Due to dielectric loss, capacitors will heat itself when AC is applied. Especially at						
		high frequencies around its SRF, the heat might be so extreme that it may dam itself or the product mounted on. Please design the circuit so that the maximum						
		itself or the product mounted on. Please design the circuit so that the maximum temperature of the capacitors including the self heating to be below the maximum allowable operating temperature. Temperature rise at capacitor surface shall be						
		below 20°C)						
		3) The electrical characteristics of the capacitors will vary depending on the						
		temperature. The capacitors should be selected and designed in taking the temperature into consideration.						
		2-2. Operating voltage						
		 Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, V_{0-P} must be below the rated voltage. (1) and (2) 						
		AC or pulse with overshooting, V _{P-P} must be below the rated voltage.						
		When the voltage is started to apply to the circuit or it is stopped applying, the irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use the capacitors within rated voltage containing these Irregular voltage.						
		Voltage (1) DC voltage (2) DC+AC voltage (3) AC voltage						
		Positional						
		Measurement $ \mathbf{V}_{0-P} $ $ \mathbf{V}_{0-P} $						
		(Rated voltage) 0 0 0						
		Voltage (4) Pulse voltage (A) (5) Pulse voltage (B)						
		Vollage (7) 1 dise vollage (A) (3) 1 dise vollage (B)						
		Positional Measurement V _{P-P}						
		(Rated voltage)						



2						
	Circuit design A Caution	Even below the rated voltage, if repetitive high frequency AC or pulse is applied, the reliability of the capacitors may be reduced.				
					pplied DC and AC voltages. taking the voltages into	
		connected in someone However, it do each side of the When one side whatever, it is a to larger electric	eries by having in pes not guaranted e serial construction e of the serial constant assumed that the ic pressure.	ner electrode patte e the performance on. struction is incapab other side of serial	equivalent to 2 capacitors erns divided. mentioned on specification by alle because of short circuits or construction will be subjected all dbe considered.	
		connected in s	eries by one capa	citor on automotive	equivalent to 2 capacitors e battery line. In the case of pattery line certainly.	
				are used in AC and ves and generate	d/or pulse voltages, the audible sound.	
3	Designing P.C.board	capacitors. 1) The greater the and the more li	e amount of solde	r, the higher the streak. When designir	ress on the reliability of the ress on the chip capacitors, and a P.C.board, determine the remount of solder on the	
			mmon solder land each terminations		nations and provide individual	
		3) Size and recommended land dimensions.				
			Chi	p capacitors	older land	
			c	A	Solder resist	
				1		
		Flow solderin	ng CEU3	(mm) CEU4		
		Symbol	(CC0603)	(CC0805)		
		A	0.7 – 1.0	1.0 – 1.3		
		В	0.8 – 1.0	1.0 – 1.2		
		C	0.6 – 0.8	0.8 – 1.1		
		Reflow solde Type	ring CEU3	(mm) CEU4		
		Symbol	(CC0603)	(CC0805)		
		A	0.6 – 0.8	0.9 – 1.2		
		В	0.6 – 0.8	0.7 – 0.9		
		C	0.6 – 0.8	0.9 – 1.2		



No.	Process			Condition	
3	Designing P.C.board	4)	Recommended	chip capacitors layout is as follow	wing.
				Disadvantage against bending stress	Advantage against bending stress
			Mounting face	Perforation or slit	Perforation or slit
				Break P.C.board with mounted side up.	Break P.C.board with mounted side down.
				Mount perpendicularly to perforation or slit	Mount in parallel with perforation or slit
			Chip arrangement (Direction)	Perforation or slit	Perforation or slit
				Closer to slit is higher stress	Away from slit is less stress
			Distance from slit	$(\ell_1 < \ell_2)$	$\begin{array}{c c} & l_2 \\ \hline & \vdots \\ & \vdots \\ & \vdots \\ & (l_1 < l_2) \end{array}$

Condition No. **Process** 3 5) Mechanical stress varies according to location of chip capacitors on the P.C.board. Designing P.C.board E Perforation 00000 00000 В Slit The stress in capacitors is in the following order. A > B = C > D > E6) Layout recommendation Use of common Use of common Soldering with Example solder land with solder land chassis other SMD Lead wire Chassis Solder Excessive solder chip Solder Need to avoid Excessive solder PCB Adhesive Solder land Missing Solder land solder Lead wire Solder resist Solder resist




Recommendation

Solder resist


 $\ell^2 > \ell^1$

No.	Process		Condition	
4	Mounting	capacitors to result of the capacitors to result of the capacitors to result of the capacitors the capacitors to result of the capacitors of the capacitor	ead is adjusted too low, it may invalid in cracking. Please take following mead center of the mounting he press it. Inting head pressure to be 1 to 3N impact energy from mounting head bottom side of the P.C.board.	ead to reach on the P.C.board of static weight.
			Not recommended	Recommended



When the centering jaw is worn out, it may give mechanical impact on the capacitors to cause crack. Please control the close up dimension of the centering jaw and provide sufficient preventive maintenance and replacement of it.


4-2. Amount of adhesive



Example: CEU4 (CC0805)

а	0.2mm min.	
b	70 - 100μm	
С	Do not touch the solder land	

No.	Process	Condi	tion
5	Soldering	 5-1. Flux selection Although highly-activated flux gives better sactivity may also degrade the insulation of degradation, it is recommended following. 1) It is recommended to use a mildly actival Strong flux is not recommended. 2) Excessive flux must be avoided. Please possible flux is used, enough 	the chip capacitors. To avoid such ated rosin flux (less than 0.1wt% chlorine).
		5-2. Recommended soldering profile by vario	
		Wave soldering	Reflow soldering
			Peak Temp



Temp. (°C)

Over 60 sec.

5-3. Recommended soldering peak temp and peak temp duration

Over 60 sec

Temp./Duration	Wave soldering		Reflow so	oldering
Solder	Peak temp(°C)	Duration(sec.)	Peak temp(°C)	Duration(sec.)
Sn-Pb Solder	250 max.	3 max.	230 max.	20 max.
Lead Free Solder	260 max.	5 max.	260 max.	10 max.

Temp. (°C)

Peak Temp time

Recommended solder compositions Sn-37Pb (Sn-Pb solder) Sn-3.0Ag-0.5Cu (Lead Free Solder)



0.	Process		Condition		
5	Soldering	5-4. Avoiding thermal shock	<		
		Preheating condition	T		
		Soldering	Туре		Temp. (°C)
		Wave soldering	CEU3(CC0603), CEU4(CC0805)	ΔT ≤ 150
		Reflow soldering	CEU3(CC0603), CEU4(CC0805)	ΔT ≤ 150
		Manual soldering	CEU3(CC0603), CEU4(CC0805)	ΔT ≤ 150
		temperature change		et be less that	nn 100°C. n chip capacitors wh
		Excessive solder			her tensile force in capacitors to cause
		Adequate		Maximun Minimum	n amount n amount
		Insufficient solder		cau chip	v robustness may use contact failure or o capacitors come off P.C.board.
		5-6. Solder repair by solder1) Selection of the soldering			
		land size. The higher t	der iron varies by its ty he tip temperature, the a crack in the chip cap	quicker the	
			tip temp. before solder		•
			e condition in 5-4 to av		,
		chip capacitors with th	-	oid the therr	mal shock.)
		chip capacitors with th	e condition in 5-4 to aver iron condition (Sn-Pb	oid the therr	mal shock.)

No.	Process	Condition
5	Soldering	 Direct contact of the soldering iron with ceramic dielectric of chip capacitors may cause crack. Do not touch the ceramic dielectric and the terminations by solder iron.
		5-7. Sn-Zn solder
		Sn-Zn solder affects product reliability.
		Please contact TDK in advance when utilize Sn-Zn solder.
		5-8. Countermeasure for tombstone
		The misalignment between the mounted positions of the capacitors and the land
		patterns should be minimized. The tombstone phenomenon may occur especially
		the capacitors are mounted (in longitudinal direction) in the same direction of the
		reflow soldering.
		(Refer to JEITA RCR-2335B Annex 1 (Informative) Recommendations to prevent the tombstone phenomenon)
6	Cleaning	If an unsuitable cleaning fluid is used, flux residue or some foreign articles may
		stick to chip capacitors surface to deteriorate especially the insulation resistance.
		2) If cleaning condition is not suitable, it may damage the chip capacitors.
		2)-1. Insufficient washing
		(1) Terminal electrodes may corrode by Halogen in the flux.
		(2) Halogen in the flux may adhere on the surface of capacitors, and lower the insulation resistance.
		(3) Water soluble flux has higher tendency to have above mentioned problems (1) and (2).
		2)-2. Excessive washing
		When ultrasonic cleaning is used, excessively high ultrasonic energy output
		can affect the connection between the ceramic chip capacitor's body and the
		terminal electrode. To avoid this, following is the recommended condition.
		Power : 20 W/ ℓ max.
		Frequency : 40 kHz max.
		Washing time : 5 minutes max.
		2)-3. If the cleaning fluid is contaminated, density of Halogen increases, and it may bring the same result as insufficient cleaning.



No.	Process	ocess Condition					
7	Coating and molding of the	1) When the	P.C.board is coated, please verify the	he quality influence on the product.			
	P.C.board	· ·	erify carefully that there is no harmful				
		emission	during curing which may damage th	e chip capacitors.			
		3) Please ve	erify the curing temperature.				
8	Handling after		ay attention not to bend or distort the	P.C.board after soldering in handli			
	chip mounted <u>^</u> Caution	otherwise	the chip capacitors may crack.				
			Bend	Twist			
		0) \\/han f:::	estional about of the DC beard is no	wformered about nin processing to ado			
		to be adj	nctional check of the P.C.board is peusted higher for fear of loose contact the P.C.board, it may crack the chipse adjust the check pins not to bend	t. But if the pressure is excessive c capacitors or peel the termination			
		to be adj	usted higher for fear of loose contac I the P.C.board, it may crack the chip	t. But if the pressure is excessive c capacitors or peel the termination			
		to be adji and bend off. Pleas Item	usted higher for fear of loose contact the P.C.board, it may crack the chipse adjust the check pins not to bend	t. But if the pressure is excessive capacitors or peel the termination the P.C.board.			
		to be adji and beno off. Pleas	usted higher for fear of loose contact the P.C.board, it may crack the chipse adjust the check pins not to bend Not recommended Termination	t. But if the pressure is excessive capacitors or peel the termination the P.C.board. Recommended			
		to be adji and bend off. Pleas Item	usted higher for fear of loose contact the P.C.board, it may crack the chipse adjust the check pins not to bend Not recommended Termination peeling	t. But if the pressure is excessive capacitors or peel the termination the P.C.board. Recommended Support pin			
		to be adji and bend off. Pleas Item	usted higher for fear of loose contact the P.C.board, it may crack the chipse adjust the check pins not to bend Not recommended Termination peeling	t. But if the pressure is excessive capacitors or peel the termination the P.C.board. Recommended Support pin			
		to be adji and bend off. Pleas Item	usted higher for fear of loose contact the P.C.board, it may crack the chipse adjust the check pins not to bend Not recommended Termination peeling	t. But if the pressure is excessive capacitors or peel the termination the P.C.board. Recommended Support pin			

No.	Process	Condition
9	Handling of loose chip capacitors	If dropped the chip capacitors may crack. Once dropped do not use it. Especially, the large case sized chip capacitors are tendency to have cracks easily, so please handle with care. Crack Floor Floor
		2) Piling the P.C.board after mounting for storage or handling, the corner of the P.C. board may hit the chip capacitors of another board to cause crack. Crack P.C.board Crack
10	Capacitance aging	The capacitors (Class 2) have aging in the capacitance. They may not be used in precision time constant circuit. In case of the time constant circuit, the evaluation should be done well.
11	Estimated life and estimated failure rate of capacitors	As per the estimated life and the estimated failure rate depend on the temperature and the voltage. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 (Informative) Calculation of the estimated lifetime and the estimated failure rate (Voltage acceleration coefficient: 3 multiplication rule, Temperature acceleration coefficient: 10°C rule) The failure rate can be decreased by reducing the temperature and the voltage but they will not be guaranteed.

The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) and automotive application under a normal operation and use condition. The products are not designed or warranted to meet the requirements of the applications
equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) and automotive application under a normal operation and use condition.
The products are not designed or warranted to meet the requirements of the applications
listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that we are not responsible for any damage or liability caused by use of the products in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet. If you intend to use the products in the applications listed below or if you have special requirements exceeding the range or conditions set forth in this specification, please contact us.
 (1) Aerospace/Aviation equipment (2) Transportation equipment (electric trains, ships, etc. except automotive application) (3) Medical equipment (4) Power-generation control equipment (5) Atomic energy-related equipment (6) Seabed equipment (7) Transportation control equipment (8) Public information-processing equipment (9) Military equipment (10) Electric heating apparatus, burning equipment (11) Disaster prevention/crime prevention equipment (12) Safety equipment (13) Other applications that are not considered general-purpose applications When designing your equipment even for general-purpose applications, you are kindly requested to take into consideration securing protection circuit/device or providing backup circuits in your equipment.



10. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

- 1) Inspection No.
- 2) TDK P/N
- 3) Customer's P/N
- 4) Quantity

*Composition of Inspection No.

Example
$$\underline{M}$$
 $\underline{2}$ \underline{A} - \underline{OO} - \underline{OOO} (a) (b) (c) (d) (e)

- a) Line code
- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

11. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging: 1,000pcs.

12. TAPE PACKAGING SPECIFICATION


1. CONSTRUCTION AND DIMENSION OF TAPING

1-1. Dimensions of carrier tape

Dimensions of paper tape shall be according to Appendix 3.

Dimensions of plastic tape shall be according to Appendix 4.

1-2. Bulk part and leader of taping




1-3. Dimensions of reel

Dimensions of Ø178 reel shall be according to Appendix 5.

Dimensions of Ø330 reel shall be according to Appendix 6.

1-4. Structure of taping




2. CHIP QUANTITY


Type	Thickness	Taping	Chip quantity (pcs.)		
туре	of chip	Material	φ178mm reel	φ330mm reel	
CEU3	0.80 mm	Paper	4,000	10,000	
CEU4	1.25 mm	Plastic	2,000	10,000	



3. PERFORMANCE SPECIFICATIONS

3-1. Fixing peeling strength (top tape) 0.05-0.7N. (See the following figure.)






- 3-2. Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.
- 3-3. The missing of components shall be less than 0.1%
- 3-4. Components shall not stick to fixing tape.
- 3-5. The fixing tapes shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.



Appendix 3

Paper Tape




Symbol Type	А	В	С	D	Е	F
CEU3 (CC0603)	(1.10)	(1.90)	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10
Symbol Type	G	Н	J	Т		
CEU3 (CC0603)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 +0.10 0	1.10 max.		

^{*} The values in the parentheses () are for reference.

Appendix 4

Plastic Tape




(Unit: mm)

Symbol Type	А	В	С	D	E	F
CEU4 (CC0805)	(1.50)	(2.30)	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10
Symbol						
Type	G	Н	J	K	t	Q

^{*} The values in the parentheses () are for reference.



Appendix 5




(Unit: mm)

Symbol	А	В	С	D	E	W ₁
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	9.0 ± 0.3

Symbol	W ₂	r
Dimension	13.0 ± 1.4	1.0

Appendix 6

(Material: Polystyrene)



(Unit: mm)

Symbol	А	В	С	D	E	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	10.0 ± 1.5

Symbol	t	r
Dimension	2.0 ± 0.5	1.0