

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com,

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

CBT3244A

Octal bus switch with quad output enables

Rev. 02 — 15 September 2005

Product data sheet

1. General description

The CBT3244A provides eight bits of high-speed TTL-compatible bus switching in a standard '244 device pinout. The low ON-state resistance of the switch allows connections to be made with minimal propagation delay.

The CBT3244A device is organized as two 4-bit low-impedance switches with separate output-enable (\overline{OE}) inputs. When \overline{OE} is LOW, the switch is on and data can flow from port A to port B, or vice versa. When \overline{OE} is HIGH, the switch is open and high-impedance state exists between the two ports.

The CBT3244A is characterized for operation from -40 °C to +85 °C.

2. Features

- Standard '244-type pinout
- \blacksquare 5 Ω switch connection between two ports
- TTL compatible control input levels
- Package options include:
 - plastic small outline (SO20)
 - shrink small outline (SSOP20)
 - shrink small outline, QSOP (SSOP20)
 - thin shrink small outline (TSSOP20)
 - depopulated heatsink very thin quad flat package, no leads (DHVQFN20)
- Latch-up protection exceeds 500 mA per JESD78
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101



3. Ordering information

Table 1: Ordering information


 $T_{amb} = -40 \,^{\circ}C$ to +85 $^{\circ}C$

Type number	Topside	Package	Package								
	mark	Name	Description	Version							
CBT3244ABQ	CT3244A	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5\times4.5\times0.85$ mm	SOT764-1							
CBT3244APW	CT3244A	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1							
CBT3244ADS	CT3244ADS	SSOP20 ^[1]	plastic shrink small outline package; 20 leads; body width 3.9 mm; lead pitch 0.635 mm	SOT724-1							
CBT3244ADB	CT3244A	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1							
CBT3244AD	CBT3244AD	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1							

^[1] Also known as QSOP20.


Standard packing quantities and other packaging data are available at www.standardics.philips.com/packaging.


4. Functional diagram



5. Pinning information

5.1 Pinning





5.2 Pin description

Table 2: Pin description

Symbol	Pin	Description
1 OE	1	output enable (active LOW)
1A1, 1A2, 1A3, 1A4	2, 4, 6, 8	inputs
2A1, 2A2, 2A3, 2A4	11, 13, 15, 17	inputs
1B1, 1B2, 1B3, 1B4	18, 16, 14, 12	outputs
2B1, 2B2, 2B3, 2B4	9, 7, 5, 3	outputs
GND	10	ground (0 V)
2 OE	19	output enable (active LOW)
V _{CC}	20	positive supply voltage

6. Functional description

Refer to Figure 1 "Logic diagram of CBT3244A".

6.1 Function table

Table 3: Function selection

H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF state

Inputs		Outputs						
1 <mark>0E</mark>	2 <mark>OE</mark>	1An, 1Bn	2An, 2Bn					
L	L	1An = 1Bn	2An = 2Bn					
L	Н	1An = 1Bn	Z					
Н	L	Z	2An = 2Bn					
Н	Н	Z	Z					

7. Limiting values

Table 4: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). [1]

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
I _{IK}	input clamping current	V _I < 0 V	-	-18	mA
VI	input voltage		^[2] -1.2	+7.0	V
l _{OK}	output clamping current	V _O < 0 V	-	-50	mA
Vo	output voltage	output in OFF or HIGH state	[2] -0.5	+7.0	V
Io	output current	output in LOW state	-	128	mA
T _{stg}	storage temperature		-65	+150	°C

^[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

8. Recommended operating conditions

Table 5: Operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		4.5	-	5.5	V
V_{IH}	HIGH-state input voltage		2.0	-	-	V
V_{IL}	LOW-state input voltage		-	-	8.0	V
T _{amb}	ambient temperature	operating in free-air	-40	-	+85	°C

^[2] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Static characteristics

Table 6: Static characteristics

 $T_{amb} = -40 \,^{\circ}C$ to +85 $^{\circ}C$

Symbol	Parameter	Conditions	Min	Typ [1]	Max	Unit
V_{IK}	input clamping voltage	$V_{CC} = 4.5 \text{ V}; I_I = -18 \text{ mA}$	-	-	-1.2	V
ILI	input leakage current	V_{CC} = 5.5 V; V_I = GND or 5.5 V	-	-	±1	μΑ
I _{CC}	quiescent supply current	V_{CC} = 5.5 V; I_O = 0 mA; V_I = V_{CC} or GND	-	1	3	μΑ
ΔI _{CC} [2]	additional quiescent supply current (per input)	V_{CC} = 5.5 V; one input at 3.4 V, other inputs at V_{CC} or GND	-	-	2.5	mA
Ci	input capacitance (control pins)	$V_I = 3 \text{ V or } 0 \text{ V; } n\overline{OE} = V_{CC}$	-	3	-	pF
C _{io}	input/output capacitance	$n\overline{OE} = V_{CC} = 5.0 \text{ V}$	-	3	-	pF
R _{on} [3]	ON-state resistance	$V_{CC} = 4.5 \text{ V}; V_I = 0 \text{ V}; I_I = 64 \text{ mA}$	-	4	7	Ω
		V_{CC} = 4.5 V; V_{I} = 0 V; I_{I} = 30 mA	-	4	7	Ω
		$V_{CC} = 4.5 \text{ V}; V_I = 2.4 \text{ V}; I_I = 15 \text{ mA}$	-	8	15	Ω

^[1] All typical values are at V_{CC} = 5 V; T_{amb} = 25 °C.

10. Dynamic characteristics

Table 7: Dynamic characteristics

 T_{amb} = -40 °C to +85 °C; V_{CC} = 5.0 V \pm 0.5 V; GND = 0 V; C_L = 50 pF; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{PD}	propagation delay [1]	from nAn input to nBn output, or from nBn input to nAn output	-	-	0.25	ns
t _{en}	enable time [2]	from nOE input to nAn or nBn output	1.0	-	5.6	ns
t _{dis}	disable time [3]	from nOE input to nAn or nBn output	1.0	-	6.0	ns

^[1] This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical ON-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).

^[2] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

^[3] Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. ON-state resistance is determined by the lowest voltage of the two (A or B) terminals.

^[2] Output enable time to HIGH and LOW level.

^[3] Output disable time from HIGH and LOW level.

10.1 AC waveforms

 $V_M = 1.5 \text{ V}; V_I = \text{GND to } 3.0 \text{ V}$

t_{PLZ} and t_{PHZ} are the same as t_{dis}.

t_{PZL} and t_{PZH} are the same as t_{en}.

t_{PLH} and t_{PHL} are the same as t_{PD}.






Fig 7. Input to output propagation delays



- (1) Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
- (2) Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.

Fig 8. 3-state output enable and disable times

11. Test information



Test data are given in Table 8.

All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz; Z_{0} = 50 $\Omega;$ t_{f} \leq 2.5 ns; t_{f} \leq 2.5 ns.

The outputs are measured one at a time with one transition per measurement.

 C_L = load capacitance includes jig and probe capacitance.

R_L = load resistance.

Fig 9. Test circuit

Table 8: Test data

Test	Load		Switch
	CL	R _L	
t _{PD}	50 pF	500 Ω	open
t _{PLZ} /t _{PZL}	50 pF	500 Ω	7 V
t _{PHZ} /t _{PZH}	50 pF	500 Ω	open

12. Package outline

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1





Fig 10. Package outline SOT764-1 (DHVQFN20)



SOT360-1



						-,												
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°


Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT360-1		MO-153				99-12-27 03-02-19

Fig 11. Package outline SOT360-1 (TSSOP20)

SSOP20: plastic shrink small outline package; 20 leads; body width 3.9 mm; lead pitch 0.635 mm SOT724-1




Note


1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

	REFER	ENCES	EUROPEAN	ISSUE DATE
IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
	MO-137			01-07-04 03-02-18
	IEC	IEC JEDEC	IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 12. Package outline SOT724-1 (SSOP20) (QSOP20)



SOT339-1



							٠-,												
UI	TIV	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
m	ım	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note


1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT339-1		MO-150				99-12-27 03-02-19

Fig 13. Package outline SOT339-1 (SSOP20)

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014

0.009

0.49

OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013				99-12-27 03-02-19

0.394

0.016

Fig 14. Package outline SOT163-1 (SO20)

0.004

0.089



13. Soldering

13.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

13.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all BGA, HTSSON..T and SSOP..T packages
 - for packages with a thickness ≥ 2.5 mm
 - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

13.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;

 smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

13.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 °C and 320 °C.

13.5 Package related soldering information

Table 9: Suitability of surface mount IC packages for wave and reflow soldering methods

Package [1]	Soldering method		
	Wave	Reflow [2]	
BGA, HTSSONT 3, LBGA, LFBGA, SQFP, SSOPT 3, TFBGA, VFBGA, XSON	not suitable	suitable	
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable [4]	suitable	
PLCC [5], SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended [5] [6]	suitable	
SSOP, TSSOP, VSO, VSSOP	not recommended [7]	suitable	
CWQCCNL ^[8] , PMFP ^[9] , WQCCNL ^[8]	not suitable	not suitable	

^[1] For more detailed information on the BGA packages refer to the (*LF*)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.

^[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.

^[3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C \pm 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.

Philips Semiconductors CBT3244A

Octal bus switch with quad output enables

- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

14. Abbreviations

Table 10: Abbreviations

Acronym	Description
CDM	Charged Device Model
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
PRR	Pulse Rate Repetition
TTL	Transistor-Transistor Logic

15. Revision history

Table 11: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes		
CBT3244_2	20050915	Product data sheet	-	9397 750 13362	CBT3244A_1		
Modifications:	 The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors. 						
	 added DHVQFN20 package option (affects <u>Section 2 "Features"</u>, <u>Section 3 "Ordering</u> information", Section 5 "Pinning information", and <u>Section 12 "Package outline"</u> 						
	 Section 2 '2000 V HE 	'Features" on page 1, 6t BM'	h bullet: changed fro	om 'exceeds 1000 \	/ HBM' to 'exceeds		
	 added <u>Section 14 "Abbreviations" on page 16</u> 						
CBT3244A_1	20040526	Product data sheet	-	9397 750 13281	-		



Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

17. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

18. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

19. Trademarks

Notice — All referenced brands, product names, service names and trademarks are the property of their respective owners.

20. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

21. Contents

1	General description 1
2	Features
3	Ordering information 2
4	Functional diagram 2
5	Pinning information
5.1	Pinning
5.2	Pin description 4
6	Functional description 5
6.1	Function table 5
7	Limiting values 5
8	Recommended operating conditions 5
9	Static characteristics 6
10	Dynamic characteristics 6
10.1	AC waveforms 7
11	Test information 8
12	Package outline 9
13	Soldering
13.1	Introduction to soldering surface mount
	packages 14
13.2	Reflow soldering
13.3	Wave soldering
13.4	Manual soldering
13.5	Package related soldering information 15
14	Abbreviations
15	Revision history
16	Data sheet status
17	Definitions
18	Disclaimers 17
19	Trademarks 17
20	Contact information



© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 15 September 2005 Document number: 9397 750 13362