

50 mA, 3 μA supply current low drop linear regulator

Datasheet - production data



SOT323-5L

Features

- 2.3 V to 12 V input voltage range
- 50 mA maximum output current
- 3 μA quiescent current
- Available in 1.8 V, 2.5 V, 3.3 V, 5.0 V and adjustable voltage
- 200 mV dropout voltage at 25 mA output current
- Internal thermal protection
- Available in SOT323-5L package

Applications

- Portable/battery-powered equipment
- Electronic sensors
- Microcontroller power
- · Real-time clock backup power

Description

The STLQ50 is a BiCMOS linear regulator specifically designed for operating in environments where very low power consumption is required.

Its very low quiescent current (3 μ A) results in extended battery life, making the device suitable for applications which have very long standby time.

The PMOS pass element allows very good dropout values (200 mV at 25 mA I_O and 350 mV at full load) without affecting the consumption characteristics.

Housed in the very small SOT323-5L, it meets space-saving requirements in battery-powered equipment.

Table 1. Device summary

SOT323-5L (T&R)	Output voltage
STLQ50C18R	1.8 V
STLQ50C25R	2.5 V
STLQ50C33R	3.3 V
STLQ50C50R	5.0 V
STLQ50C-R	Adjustable

Contents STLQ50

Contents

1	Block diagram	J	
2	Pin configuration	4	
3	Maximum ratings	5	
4	Electrical characteristics	6	
5	Typical application	7	
6	Typical characteristics	8	
7	Application information1	0	
	7.1 External components	0	
	7.2 Power dissipation	0	
	7.3 Protection	1	
8	Package mechanical data	2	
9	Packaging mechanical data1		
10	Revision history 1	7	


STLQ50 **Block diagram**

Block diagram 1

 V_{OUT} Current generator Thermal protection ¢ OPAMP Bandgap GND

Figure 1. Block diagram (fixed version)





Pin configuration STLQ50

2 Pin configuration

Figure 3. Pin connections (top view)




Table 2. Pin description

Pin n°	Symbol	Note	
1 ADJ ADJ pin on the Adjustable version N/C Not connected on fixed version		ADJ pin on the Adjustable version	
		Not connected on fixed version	
2	GND	Ground	
3	N/C	Not connected	
4	IN	Input voltage	
5	OUT	Output voltage	

STLQ50 Maximum ratings

3 Maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _I	DC Input voltage	-0.3 to +14	V
V _{ADJ}	ADJ pin voltage	-0.3 to +7	V
ESD	Human body model	±2	kV
TJ	Junction temperature	-40 to 150	°C
T _{STG}	Storage temperature range	-55 to 150	°C

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4. Thermal data

Symbol	Parameter	SOT323-5L	Unit
R_{thJA}	Thermal resistance junction-ambient	331.4 ⁽¹⁾	°C/W

^{1.} This value is referred to a 4-layer PCB, JEDEC standard test board.

Electrical characteristics STLQ50

4 Electrical characteristics

 V_I = $V_{O(NOM)}$ +1 V or V_I = 2.5 V if V_O < 1.5 V; T_A = -40 °C to 125 °C; I_O = 1 mA; typical values are at T_A = 25 °C, C_O = 1 μF unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V	la manta and the man man man	I _O = 20 mA	2.3		12	V
V _I	Input voltage range	I _O = 50 mA	2.5		12	V
L	Quiescent current (measured on	V _I = 5 V		3.5	5.0	
ΙQ	ground pin, fixed version)	V _I = 12 V		4.1	6.0	μA
	Output voltage range (STLQ50ADJ)		1.222		11	V
Vo	Accuracy as percentage of nominal voltage at T _J = 25 °C		-2		+2	%
V _{DROP-MAX}	Max dropout voltage (1)	$I_O = 50 \text{ mA};$		0.4	0.7	V
ΔV_{O}	Load regulation	1 mA < I _O < 50 mA			0.15	%/mA
ΔV _O	Line regulation	$V_O = 1.5 \text{ V}:$ $V_O + 1 \text{ V} < V_I < 12 \text{ V};$ $V_O < 1.5 \text{ V}:$ $2.5 \text{ V} < V_I < 12 \text{ V};$			0.3	%/V
SVR	Supply voltage rejection	$V_{RIPPLE} = 0.1 \text{ V},$ $I_{O} = 20 \text{ mA}, f = 120 \text{ Hz}$		30		dB
eN	Output noise voltage	B _W from 200 Hz to 100 kHZ; I _O = 10 mA		560		μV _{RMS}
T _h	Thermal protection			160		°C
I _{OMAX}	Maximum output current (2)	V _O = 0 V		500		mA

^{1.} $V_I = 2.5 \text{ V when } V_{O(NOM)} \le 2.1 \text{ V}$

577

^{2.} The maximum power dissipation must not be exceeded, see application information for details.

STLQ50 Typical application

5 Typical application

Figure 4. Fixed versions





Figure 5. Adjustable version



6 Typical characteristics

Typical characteris

Figure 6. V_O vs. T_J

1.84
1.82
1.8
1.76
1.76
1.74
V_I=2.8V, I_O=20mA
1.72
-50 -25 0 25 50 75 100 125
Temp [°C]

Figure 7. V_O vs. V_I

2
1.8
1.6
1.4
1.2
2
0
0
1
2
10=50mA, V_O=1.8V
V_I[V]

Figure 8. I_Q vs. T_J




Figure 9. V_{DROP} vs. I_{O}




Figure 10. V_{DROP} vs. T_J






Figure 11. Stability



8/18

Figure 12. S.V.R. vs. Freq.

Figure 13. S.V.R. vs. I_O







Figure 14. Line transient response

Figure 15. Load transient response








Figure 16. Short-circuit current

Figure 17. Thermal protection





7 Application information

The STLQ50 is a BiCMOS linear regulator specifically designed for operating in environments with very low power consumption requirements. The very low quiescent current of 3 μ A is obtained through the use of CMOS technology which makes the device suitable for application that have long standby time. Its very low power consumption allows extended battery life and the tiny packages (SOT323-5L) satisfy the space-saving requirements of battery-powered equipment. Moreover, the STLQ50 provides wide input voltage operation from 2.5 V up to 12 V.

The PMOS pass element also permits a very good dropout values of 0.7 V at full load and at 125 °C without affecting consumption characteristics.

7.1 External components

The typical application schematic of the STLQ50 is shown in *Figure 4* - *Figure 5*, 1 μ F input and output capacitors placed close to the device are required for proper operation. The device is stable with electrolytic and ceramic output capacitors having values higher than 1 μ F (see *Figure 11* for stability details).

In the adjustable version the output voltage is programmed using an external resistor divider, as shown in *Figure 5*. The output voltage can be adjusted from 1.22 to 11 V and it can be calculated using the following equation:

Equation 1

$$V_O = V_{FB} \times (1 + R_1/R_2)$$

where $V_{FB} = 1.222 \text{ V}$ is the internal reference voltage.

The sum of the R_1 and R_2 resistors should be chosen in order to guarantee at least 1 μA of divider current. Lower value resistors improve the noise performance but the quiescent current will increase. Higher value resistors should be avoided because the ADJ leakage current will influence the voltage set by the resistor divider, rendering the formula above no longer valid.

The suggested design procedure is to choose R_2 = 1 $M\Omega$ and then calculate R_1 using the following equation:

Equation 2

$$R_1 = (V_0/V_{FB}-1) \times R_2$$

7.2 Power dissipation

In order to ensure proper operation, the STLQ50 junction temperature should never exceed 125 °C; this limits the maximum power dissipation the regulator can sustain in any application. The maximum power dissipation can be calculated as:

Equation 3

$$P_{DMAX} = (T_{JMAX} - T_A)/R_{thJA}$$

where $T_{JMAX} = 125 \,^{\circ}C$;



T_A is the ambient temperature;

R_{thJA} is the junction-to-ambient thermal resistance of the package (see *Table 4* thermal data).

The power dissipation can be calculated simply as:

Equation 4

$$P_D = (V_I - V_O) \times I_O$$

In every application condition, P_D must be lower than P_{DMAX} .

7.3 Protection

The PMOS pass element has an internal diode with anode connected to V_O and cathode to V_I . In case $V_O > V_I$, the current will flow from output to input without limitation. In this case, a proper limiting network is recommended.


The current limitation is automatically provided by the characteristics of the PMOS pass element (see typical characteristics), so the short-circuit current is dependent on the input voltage. When considering short-circuit current, take care in any case not to exceed the maximum sustainable power dissipation of the device.

The STLQ50 features an internal thermal protection that linearly reduces the output current when the internal temperature increases. Consequently, at a given load, the output voltage decreases also. The action of the thermal protection starts at 125 °C when the output voltage slightly decreases, while close to 163 °C the output voltage drops to 0 V. Since this is a linear control, sudden overcurrent conditions can quickly raise the chip temperature without giving time for the thermal protection to act, so it cannot be used as a limitation for the output current.



8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



SIDE VIEW DIMENSIONS IN mm À2 GAUGE PLANE A^{T} O.1 C COPLANAR LEADS 0,15 De 1 SEATING PLANE E1/2 b Nx (5 LEADS) TOP VIEW 7091413_f

Figure 18. SOT323-5L drawing

Table 6. SOT323-5L mechanical data

Dim.	mm			
	Min.	Тур.	Max.	
А	0.80		1.10	
A1	0		0.10	
A2	0.80	0.90	1	
b	0.15		0.30	
С	0.10		0.22	
D	1.80	2	2.20	
E	1.80	2.10	2.40	
E1	1.15	1.25	1.35	
е		0.65		
e1		1.30		
L	0.26	0.36	0.46	
<	0°		8°	

9 Packaging mechanical data




Figure 19. SOT323-xL tape and reel drawing

Table 7. SOT323-xL tape and reel mechanical data

Dim.	mm			
	Min.	Тур.	Max.	
А	175	180	185	
С	12.8	13	13.2	
D	20.2			
N	59.5	60	60.5	
Т			14.4	
Ao		2.25		
Во		3.17		
Ko		1.2		
Ро	3.9	4.0	4.1	
Р	3.9	4.0	4.2	

STLQ50 Revision history

10 Revision history

Table 8. Document revision history

Date	Revision	Changes
07-Feb-2007	007 1 Initial release.	
13-Feb-2007	2	Typo in cover page 350 mA ==> 350 mV.
06-Jul-2007	3	Added part number.
14-Nov-2007	4	Added Table 1.
31-Jan-2013	5	 Modified line regulation test condition <i>Table 5 on page 6</i>. Minor text changes throughout the document.
09-May-2014	6	Part number STLQ50xx changed to STLQ50. Removed SOT23-5L package. Updated Table 1: Device summary, Section 1: Block diagram, Section 2: Pin configuration, Section 3: Maximum ratings, Section 5: Typical application, Section 7: Application information, Section 8: Package mechanical data. Added Section 9: Packaging mechanical data. Minor text changes.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

18/18 DocID13205 Rev 6

