
## **EPC2036 – Enhancement Mode Power Transistor**

 $V_{DSS}$ , 100 V $R_{DS(on)}$ , 73 m $\Omega$  $\overline{I}_D$ , 1.7 A










Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 60 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low R<sub>DS(on)</sub>, while its lateral device structure and majority carrier diode provide exceptionally low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.





EPC2036 eGaN® FETs are supplied only in passivated die form with solder bumps Die Size: 0.9 mm x 0.9 mm

#### **Applications**

- High Speed DC-DC conversion
- Wireless Power Transfer
- High Frequency Hard-Switching and Soft-Switching Circuits
- · LiDAR/Pulsed Power Applications
- · Class-D Audio

#### **Benefits**

- · Ultra High Efficiency
- Ultra Low R<sub>DS(on)</sub>
- Ultra low Q<sub>G</sub>
- · Ultra small footprint

www.epc-co.com/epc/Products/eGaNFETs/EPC2036.aspx

<b>Static Characteristics</b> ( $T_J$ = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
BV <sub>DSS</sub>	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 300  \mu\text{A}$	100			V
I <sub>DSS</sub>	Drain Source Leakage	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$		20	250	μΑ
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V}$		0.1	0.9	mA
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		20	250	μΑ
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_{D} = 0.6 \text{ mA}$	0.8	1.4	2.5	V
R <sub>DS(on)</sub>	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, } I_{D} = 1 \text{ A}$		62	73	m $Ω$
V <sub>SD</sub>	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.9		V

All measurements were done with substrate shorted to source.

Thermal Characteristics			
		ТҮР	UNIT
$R_{\theta JC}$	Thermal Resistance, Junction to Case	6.5	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction to Board	65	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	100	°C/W

Note 1: Reja is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote\_Thermal\_Performance\_of\_eGaN\_FETs.pdf for details.

<b>Dynamic Characteristics</b> (T <sub>J</sub> = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
C <sub>ISS</sub>	Input Capacitance			75	90	
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		50	75	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance			0.7	1.1	
$R_{G}$	Gate Resistance			0.6		Ω
$Q_{G}$	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 1 \text{ A}$		700	910	
$Q_{GS}$	Gate-to-Source Charge			170		
$Q_{GD}$	Gate-to-Drain Charge	$V_{DS} = 50 \text{ V, } I_{D} = 1 \text{ A}$		140	240	nc
$Q_{G(TH)}$	Gate Charge at Threshold			120		рС
Qoss	Output Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		3900	5900	
$Q_{RR}$	Source-Drain Recovery Charge			0		

All measurements were done with substrate shorted to source.

Figure 1: Typical Output Characteristics at 25°C




Figure 2: Transfer Characteristics




Figure 3:  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Drain Currents




Figure 4: R<sub>DS(on)</sub> vs. V<sub>GS</sub> for Various Temperatures




Figure 5a: Capacitance (Linear Scale)




Figure 5b: Capacitance (Log Scale)




Figure 6: Gate Charge




Figure 7: Reverse Drain-Source Characteristics




Figure 8: Normalized On Resistance vs. Temperature







Figure 9: Normalized Threshold Voltage vs. Temperature




All measurements were done with substrate shortened to source



**Figure 11: Transient Thermal Response Curves** 




t<sub>p</sub>, Rectangular Pulse Duration, seconds




t<sub>p</sub>, Rectangular Pulse Duration, seconds

Figure 12: Safe Operating Area



#### **TAPE AND REEL CONFIGURATION**




	EPC2036 (note 1)		
Dimension (mm)	target	min	max
а	8.00	7.90	8.30
b	1.75	1.65	1.85
c (see note)	3.50	3.45	3.55
d	4.00	3.90	4.10
е	4.00	3.90	4.10
f (see note)	2.00	1.95	2.05
g	1.5	1.5	1.6

Die is placed into pocket solder bump side down (face side down)

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


#### **DIE MARKINGS**



Part Number	Laser Markings		
	Part # Marking Line 1	Lot_Date Code Marking line 2	
EPC2036	AB	YYY	

#### **DIE OUTLINE**

**Solder Bump View** 




DIM	MIN	Nominal	MAX
Α	870	900	930
В	870	900	930
C	450	450	450
d	450	450	450
е	210	225	240
f	210	225	240
g	187	208	229

Side View

# RECOMMENDED LAND PATTERN

(measurements in  $\mu$ m)



The land pattern is solder mask defined
Solder mask is 10µm smaller per side than bump


Pads 1 is Gate;

Pad 3 is Drain;

Pads 2, 4 are Source

### RECOMMENDED STENCIL DRAWING

(measurements in  $\mu$ m)



Recommended stencil should be 4mil (100 $\mu$ m) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Additional assembly resources available at http://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN $^{\circ}$  is a registered trademark of Efficient Power Conversion Corporation. U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398; 8,785,974; 8,890,168; 8,969,918; 8,853,749; 8,823,012

Information subject to change without notice.
Revised December, 2016