

MP2637

2.5A Single Cell Switch Mode Battery Charger with Power Path Management (PPM) and 2.4A System Boost Current

DESCRIPTION

The MP2637 is a highly-integrated, flexible, switch-mode battery charger with system power path management, designed for single-cell Liion or Li-Polymer batteries used in a wide range of applications.

The MP2637 can operate in both charge mode and boost mode to allow full system and battery power management.

When input power is present, the device operates in charge mode. It automatically detects the battery voltage and charges the battery in three phases: trickle current, constant current and constant voltage. Other features include charge termination and auto-recharge. This device also integrates both input current limit and input voltage regulation in order to manage input power and meet the priority of the system power demand.

In the absence of an input source, the MP2637 switches to boost mode through the MODE pin to power the SYS pins from the battery. The OLIM pin programs the output current limit in boost mode. The MP2637 also allows for output short circuit protection to completely disconnect the battery from the load in the event of a short circuit fault. Normal operation will recover as soon as the short circuit fault is removed. The MP2637 provides full operating status indication to distinguish charge mode from boost mode.

To guarantee safe operation, the MP2637 limits the die temperature to a preset value of 120°C. Other safety features include input over-voltage protection, battery over-voltage protection, thermal shutdown, battery temperature monitoring, and a programmable timer to prevent prolonged charging of a dead battery.

FEATURES


- Up to 16V Sustainable Input Voltage
- 4.5V-to-6V Operating Input Voltage Range
- Power Management function, Integrated Input-Current Limit, Input Voltage Regulation
- Up to 2.5A Programmable Charge Current
- Trickle-Charge Function
- Selectable 4.2V/ 4.35V Charge Voltage with 0.5% Accuracy
- Negative Temperature Coefficient Pin for Battery Temperature Monitoring
- Programmable Timer Back-Up Protection
- Thermal Regulation and Thermal Shutdown
- Internal Battery Reverse Leakage Blocking
- Integrated Over Voltage Protection and Over Current Protection for Pass-Through Path
- Reverse Boost Operation Mode for System
 Power
- Up to 2.4A Programmable Output Current Limit for Boost Mode
- Integrated Short Circuit Protection and Output Over Voltage Protection for Boost Mode

APPLICATIONS

- Sub-Battery Applications
- Power-Bank Applications for Smart-Phone Tablet and Other Portable Devices

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



*Note:

- 1. R_{OLIM} CANNOT be lower than 47.5kΩ. R_{OLIM} is for the boost output current loop setting, and please refer to the APPLICATION INFORMATION section for details.
- 2. C_{SYS} should be put as close to the SYS pin and PGND as possible. At least 22µF is recommended, and C_{SYS} +C2 should not be less than 44µF, the ceramic is preferred and E-cap is not recommended.
- 3. VCC cap should not exceed 100nF. Recommend 47nF or 100nF.
- 4. Inductor should not exceed 2.2µH. Recommend 1.5µH or 2.2µH.



Power	Power Source		MODE EN Operating			Q1,Q2	Q3	Q4
VIN	PWIN	MODE EN		Mode	АСОК	Q1,Q2	ບຸວ	Q4
V _{IN} > V _{BATT} +300mV	0.8V <pwin<1.15v< td=""><td>х</td><td>Low Only Pass Through Mode</td><td>Low</td><td>On</td><td>Off</td><td>Off</td></pwin<1.15v<>	х	Low Only Pass Through Mode	Low	On	Off	Off	
			High Charging Mode			On	SW	SW
Х	PWIN<0.8V or PWIN >1.15V	Lligh	х	Boost Discharge	High	Off	SW	SW
V _{IN} <v<sub>BATT+300mV</v<sub>	Х	High	^	Mode	riigii	0	55	555
х	PWIN<0.8V or PWIN >1.15V	Low	х	SYS Force-off Mode	High	Off	Off	Off
V _{IN} <2V	х	Low	Х	Sleep Mode	High	Off	Off	Off

Table 1: Operation Mode

X=Don't Care.

On = Fully Turn On

Off = Fully Off

SW = Switching



ORDERING INFORMATION

Part Number*	Package	Top Marking
MP2637GR	QFN-24 (4mm×4mm)	See Below

* For Tape & Reel, add suffix –Z (e.g. MP2637GR–Z);


TOP MARKING

MPSYWW MP2637

MF205/

LLLLLL

MPS: MPS prefix; Y: year code; WW: week code: MP2637: first six digits of the part number; LLLLLL: lot number;



PACKAGE REFERENCE

ABSOLUTE MAXIMUM RATINGS (1)

VIN0.3 SYS0.3V	
SW	
-0.3V (-2V for <20ns) to 6.5V (8.5V for BATT0.3V	,
ACOK, CHG, BOOST0.3V	′ to 6.5V
All Other Pins0.3V	′ to 6.5V
Junction Temperature	150°C
Lead Temperature	
Continuous Power Dissipation ($T_A = +25$	5°C) ⁽²⁾
	2.97W
Junction Temperature	
Storage Temperature –65°C to	+150°C

Recommended Operating Conditions ⁽³⁾

Supply Voltage V _{VIN}	4.5V to 6V
Battery Voltage VBATT	
Operating Junction Temp. (T _J)	.−40°C to +125°C

Thermal Resistance (4) θ_{JA} θ_{JC}

QFN-24 (4mm×4mm) 42......9 ... °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

 V_{IN} = 5.0V, T_A = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units	
IN to SYS NMOS ON Resistance	RIN to SYS	VCC=5V,		65		mΩ	
High-side PMOS ON Resistance	R _{H DS}	VCC=5V,		30		mΩ	
Low-side NMOS ON Resistance	R _{L DS}	VCC=5V,		30		mΩ	
High-Side PMOS Peak Current Limit	I _{PEAK_HS}	CC Charge Mode/ Boost Mode		6.5		А	
Linin	-	TC Charge Mode		3.2		Α	
Low-Side NMOS Peak Current Limit	I _{PEAK LS}			6.3		Α	
Switching Frequency*	f _{sw}		490	600	700	kHz	
VCC UVLO	V _{CC UVLO}		2	2.2	2.4	V	
VCC UVLO Hysteresis				100		mV	
PWIN Lower Threshold	V _{PWIN L}		0.75	0.8	0.85	V	
Lower Threshold Hysteresis				50		mV	
PWIN Upper Threshold	V _{PWIN H}		1.1	1.15	1.2	V	
Upper Threshold Hysteresis				50		mV	
Charge Mode							
-		EN = 5V, Battery Float			2.5	mA	
Input Quiescent Current		EN = 0			1.5	mA	
		R _{ILIM} = 100k	400	450	500		
Input Current Limit	I _{IN_LIMIT}	R _{ILIM} = 56k	720	810	900	mA	
		R _{ILIM} = 16.5k	2400	2700	3000	1	
Input Over-Current Threshold	I _{IN(OCP)}			4.2		Α	
Input Over-Current Blanking Time ⁽⁵⁾	TINOCBLK			120		μs	
Input Over-Current Recover Time ⁽⁵⁾	TINRECVR			100		ms	
	INICLOVIC	Connect VB to GND	4.328	4.35	4.372	_	
Terminal Battery Voltage	$V_{\text{BATT}_F\text{ULL}}$	Leave VB floating or connect to logic HIGH	4.179	4.2	4.221	V	
		Connect to VB to GND	4.09	4.15	4.21		
Recharge Threshold	V_{RECH}	Leave VB floating or connect to logic HIGH	3.95	4.01	4.07	V	
Recharge Threshold Hysteresis				200		mV	
Battery Over Voltage Threshold		As percentage of the VBATT FULL		103.3%		V _{BATT} _	
		RS1 = 20mΩ, R _{ISET} = 120k	850	1000	1150		
Constant Charge (CC) Current	I _{CC}	RS1 = $20m\Omega$, R _{ISET} = $60.4k$	1725	1987	2250	mA	
,		RS1 = $20m\Omega$, R _{ISET} = 47.5k	2225	2525	2825	1	
Trickle Charge Current	I _{TC}		125	250		mA	

* Reserve 1200kHz Option

ELECTRICAL CHARACTERISTICS (continued) $V_{IN} = 5.0V$, $T_A = 25^{\circ}$ C, unless otherwise noted.

mpe

Parameter	Symbol	Condition	Min	Тур	Мах	Units
		Connect to VB to GND	3.0	3.1	3.2	
Trickle Charge Voltage Threshold	V_{BATT_TC}	Leave VB floating or connect to high logic	2.9	3	3.1	V
Trickle Charge Hysteresis				200		mV
Termination Charge Current	1	RS1 = 20m Ω , R _{ISET} =60.4k	2.5%	10%	17.5%	I _{cc}
Termination Charge Current	I _{BF}	RS1 = 20m Ω , R _{ISET} =47.5k	2.5%	10%	17.5%	I _{cc}
Input-Voltage-Regulation Reference	V_{REG}		1.18	1.2	1.22	V
Boost Mode						
SYS Voltage Range			4.2		6	V
Feedback Voltage			1.18	1.2	1.22	V
Feedback Input Current		V _{FB} =1V			200	nA
Boost SYS Over-Voltage Protection Threshold	V _{SYS(OVP})	Threshold over V_{SYS} to turn off the converter during boost mode	5.6	5.75	5.9	V
SYS Over Voltage Protection Threshold Hysteresis		V_{SYS} falling from $V_{\text{SYS}(\text{OVP})}$		125		mV
Boost Quiescent Current		I _{SYS} = 0, MODE = 5V			1.4	mA
Programmable Boost Output Current Limit Accuracy	I _{OLIM}	RS1 = 20mΩ, R _{OLIM} = 57.6k	1.875	2.083	2.290	A
		RS1 = 20m Ω , R _{OLIM} = 51k	2.1			
SYS Over-Current Blanking Time ⁽⁵⁾	T _{SYSOCBLK}			120		μs
SYS Over-Current Recover Time ⁽⁵⁾	T _{SYSRECVR}			1		ms
Weak-Battery Threshold		During boosting		2.5		V
Weak-Dattery Theshold	$V_{BATT(LOW)}$	Before Boost starts		2.9	3.05	V
Sleep Mode						
Battery Leakage Current	LEAKAGE	V_{BATT} = 4.2V, SYS Float, V_{IN} = 0V, MODE = 0V		15	30	μA
Indication and Logic				1	T	1
ACOK, CHG, BOOST pin output low voltage		Sinking 1.5mA			400	mV
ACOK, CHG, BOOST pin leakage current		Connected to 5V			1	μA
NTC and Time-out Fault Blinking Frequency ⁽⁵⁾		C_{TMR} = 0.1µF, I _{CHG} = 1A		12.5		Hz
EN Input Logic Low Voltage					0.4	V
EN Input High Voltage			1.4			V
Mode Input Logic Low Voltage					0.4	V
Mode Input Logic High Voltage			1.4			V

ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 5.0V, T_A = 25°C, unless otherwise noted.


Parameter	Symbol	Condition	Min	Тур	Мах	Units
Protection		-				•
Trickle Charge Time		C_{TMR} =0.1µF, remains in TC Mode, I _{TC} = 100mA test mode		26		Min
Total Charge Time		C_{TMR} =0.1µF, I _{CHG} = 1A		336		Min
NTC Low Temp, Rising Threshold			65.6%	66.6%	67.6%	
NTC Low Temp, Rising Threshold Hysteresis		R _{NTC} =NCP18XH103(0°C)		1%		
NTC High Temp, Rising Threshold	reshold R _{NTC} =NCP18XH103(50°C)		34%	35%	36%	V _{SYS}
NTC High Temp, Rising Threshold Hysteresis				1%		
Charging Current Foldback Threshold ⁽⁵⁾		Charge Mode		120		°C
Thermal Shutdown Threshold ⁽⁵⁾				150		°C

Notes:

5) Guaranteed by design.

TYPICAL CHARACTERISTICS

 $C_{IN} = C_{BATT} = C_{SYS} = C2 = 22\mu$ F, L1 = 2.2 μ H, RS1 = 20m Ω , C4 = C_{TMR} = 0.1 μ F, Battery Simulator, unless otherwise noted.






www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved.


TYPICAL CHARACTERISTICS (continued)


 $C_{IN} = C_{BATT} = C_{SYS} = C2 = 22\mu$ F, L1 = 2.2 μ H, RS1 = 20m Ω , C4 = C_{TMR} = 0.1 μ F, Battery Simulator, unless otherwise noted.



LS_Rdson vs. Temperature








MP2637 Rev. 1.03 8/26/2016 MP

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS

 $\begin{array}{lll} \mbox{For Charge Mode:} & V_{\text{IN}} = 5V, \ I_{\text{CHG}} = 2.5A, \ L_{\text{IN}_\text{LIM}} = 2.7A, \ I_{\text{SYS}} = 0A \\ \mbox{For Boost Mode:} & V_{\text{BATT}} = 3.7V, \ V_{\text{SYS}_\text{SET}} = 5V, \ I_{\text{OLIM}} = 2.1A \\ \ C_{\text{IN}} = C_{\text{BATT}} = C_{\text{SYS}} = C2 = 22\mu\text{F}, \ L1 = 2.2\mu\text{H}, \ RS1 = 20m\Omega, \ C4 = C_{\text{TMR}} = 0.1\mu\text{F}, \ Battery \ Simulator, \\ \ unless \ otherwise \ noted. \end{array}$



EFFICIENCY (%)

80

70

60

V_{IN}=5.8V

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved.

I_{BATT} (A)

V_{IN}=5.4V

EFFICIENCY (%)

94

92

90

0 0.5 1 1.5 2 2.5 3

V_{IN}=5.8V


V_{IN}=5.4V

2.8 3 3.2 3.4 3.6 3.8 4 4.2 4.4


V_{BATT} (V)

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

For Charge Mode: $V_{IN} = 5V$, $I_{CHG} = 2.5A$, $L_{IN_LIM} = 2.7A$, $I_{SYS} = 0A$ For Boost Mode: $V_{BATT} = 3.7V$, $V_{SYS_SET} = 5V$, $I_{OLIM} = 2.1A$ $C_{IN} = C_{BATT} = C_{SYS} = C2 = 22\mu$ F, $L1 = 2.2\mu$ H, RS1 = $20m\Omega$, C4 = $C_{TMR} = 0.1\mu$ F, Battery Simulator, unless otherwise noted.




Input Over Votalge Protection, Charge Mode VIN=5V to 6.5V, VBATT=3.7V,



TYPICAL PERFORMANCE CHARACTERISTICS (continued)


For Charge Mode: $V_{IN} = 5V$, $I_{CHG} = 2.5A$, $L_{IN_LIM} = 2.7A$, $I_{SYS} = 0A$ For Boost Mode: $V_{BATT} = 3.7V$, $V_{SYS_SET} = 5V$, $I_{OLIM} = 2.1A$ $C_{IN} = C_{BATT} = C_{SYS} = C2 = 22\mu$ F, $L1 = 2.2\mu$ H, RS1 = $20m\Omega$, C4 = $C_{TMR} = 0.1\mu$ F, Battery Simulator, unless otherwise noted.



MP2637 Rev. 1.03 8/26/2016

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $\begin{array}{ll} \mbox{For Charge Mode:} & V_{IN}=5V, \ I_{CHG}=2.5A, \ L_{IN_LIM}=2.7A, \ I_{SYS}=0A \\ \mbox{For Boost Mode:} & V_{BATT}=3.7V, \ V_{SYS_SET}=5V, \ I_{OLIM}=2.1A \\ \ C_{IN}=C_{BATT}=C_{SYS}=C2=22\mu F, \ L1=2.2\mu H, \ RS1=20m\Omega, \ C4=C_{TMR}=0.1\mu F, \ Battery \ Simulator, \ unless \ otherwise \ noted. \end{array}$



www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved.

PIN FUCTIONS

Pin #	Name	Description
20	VIN	Adapter Input. Place a bypass capacitor close to this pin to prevent large input voltage spikes.
16	VCC	Internal Circuit Power Supply. Bypass this pin to GND with a ceramic capacitor not higher than 100nF. This pin CANNOT carry any external load.
15	ILIM	Input Current Set. Connect to GND with an external resistor to program input current limit in charge mode.
14	PWIN	Input pin to detect the presence of valid input power. Pulling this pin to GND will turn off the IN-to-SYS pass through MOSFET
13	TMR	Oscillator Period Timer. Connect a timing capacitor between this pin and GND to set the oscillator period. Short to GND to disable the Timer function.
12	REG	Input Voltage Feedback for input voltage regulation loop. Connect to tap of an external resistor divider from VIN to GND to program the input voltage regulation. Once the voltage at REG pin drops to the inner threshold, the charge current is reduced to maintain the input voltage at the regulation value.
11	ACOK	Valid Input Supply Indicator. Logic LOW on this pin indicates the presence of a valid power supply.
10	FB	System voltage feedback input.
9	NTC	Negative Temperature Coefficient (NTC) Thermistor.
8	ISET	Programmable Charge Current Pin. Connect an external resistor to GND to program the charge current.
7	OLIM	Programmable Output-Current Limit for boost mode. Connect an external resistor to GND to program the system current in boost mode. The R_{OLIM} CANNOT be lower than 47.5k Ω .
6	AGND	Analog Ground
17	VB	Programmable Battery-Full Voltage. Leave floating or connect to logic HIGH for 4.2V, while connect to GND for 4.35V.
5	BATT	Positive Battery Terminal / Battery Charge Current Sense Negative Input.
4	CSP	Battery Charge Current Sense Positive Input.
3	BOOST	Boost Mode indicator. Logic LOW indicates boost mode in operation. This is an open drain pin during charge mode or sleep mode operation.
2	CHG	Charge Completion Indicator. Logic LOW indicates charge mode. This is an open drain pin during charge complete or suspended
1, 23, 24	PGND	Power Ground.
22	SW	Switch Output Node. It is recommended not to place Via's on the SW plane during PCB layout
21	SYS	System Output. A minimum of 22uF ceramic cap is required to be placed as close as possible to the SYS and PGND pins. Total capacitance should not be lower than 44uF
19	MODE	Mode Select. Logic HIGH \rightarrow boost mode. Logic LOW \rightarrow sleep mode. Active only when $\overrightarrow{\text{ACOK}}$ is HIGH (input power is not available).
18	EN	Charge Control Input. Logic HIGH enables charging. Logic LOW disables charging. Active
-		only when ACOK is low (input power is OK).

BLOCK DIAGRAM




Figure 1: Functional Block Diagram in Charge Mode




Figure 2: Functional Block Diagram in Boost Mode

OPERATION FLOW CHART






Figure 3: Mode Selection Flow Chart

OPERATION FLOW CHART (continued)





OPERATION FLOW CHART (continued)





OPERATION FLOW CHART (continued)





Figure 6: Operation Flow Chart in Boost Mode

START UP TIME FLOW IN CHARGE MODE

Condition: EN = 5V, Mode = 0V, /ACOK and /CHG are always pulled up to an external 5V.





Condition: EN = 5V, Mode = 0V, /ACOK and /CHG are always pulled up to an external 5V. 0V V_{IN} – 5V EN _0V Mode _____ V_{CC} 2.2V Band Gap _0V 5V ACOK OV V_{SYS} 5V .0V CHG 400µs 400µs: 400µs SS -150µs 150µs 150µs Force Charge I_{CC} 10%I_{CC} Charge 0A Current I_{BF} Comparator V_{BATT_FULL} Battery Voltage Assume v_{BATT} > V_{BATT_TC}

START UP TIME FLOW IN CHARGE MODE

Figure 8: EN Start-Up Time Flow in Charge Mode

Autorecharge

START UP TIME FLOW IN BOOST MODE

Condition: $V_{IN} = 0V$, Mode = 5V, /Boost is always pulled up to an external constant 5V.




Figure 9: Battery Power Start-Up Time Flow in Boost Mode

START UP TIME FLOW IN BOOST MODE

Condition: $V_{IN} = 0V$, /Boost is always pulled up to an external constant 5V.




Figure 10: Mode Start-Up Time Flow in Boost Mode

OPERATION INTRODUCTION


The MP2637 is a highly-integrated, flexible, switch-mode battery charger with system power path management, designed for single-cell Li-ion or Li-Polymer batteries used in a wide range of applications. Depending on the status of the Input, the MP2637 can operate in three different modes: Charge Mode; Boost Mode; Sleep Mode.


In charge mode the MP2637 can work with a single cell Li-ion or Li-polymer battery. In boost mode the MP2637 boosts the battery voltage to V_{SYS_SET} to power higher voltage system rails. In sleep mode both charging and boost operations are disabled and the device enters a power saving mode to help reduce the overall power consumption. The MP2637 monitors V_{IN} to allow smooth transition between different modes of operation.


CHARGE MODE OPERATION

Charge Cycle (Trickle Charge→CC Charge→CV Charge)

In charge mode, the MP2637 has five control loops to regulate the input current, input voltage, charge current, charge voltage, and device junction temperature. The MP2637 charges the battery in three phases: trickle current (TC), constant current (CC), and constant voltage (CV). While charge operation is enabled, all five loops are active but only one determines the IC behavior. A typical battery charge profile is depicted in Figure11 (a). The charger stays in TC charge mode until the battery voltage reaches a TC-to-CC threshold. Otherwise the charger enters CC charge mode. When the battery voltage rises to the CV-mode threshold, the charger operates in constant voltage mode. Figure (b) shows a typical charge profile when the input-current-limit loop dominates during the CC charge mode, and in this case the charger maximizes the charging current due to the switching-mode charging solution, resulting in faster charging than a traditional linear solution.







b) With input current limit



Auto-recharge

Once the battery charge cycle is completed, the charger remains off. During this time, the system load may consume battery power, or the battery may self discharge. To ensure the battery will not go into depletion, a new charge cycle automatically begins when the battery voltage falls below the auto-recharge threshold and the input power is present. The timer is reset when the auto-recharge cycle begins.

During the off state after the battery is fully charged, if the input power re-starts or the EN signal refreshes, the charge cycle will start and the timer will reset no matter what the battery voltage is.

Battery Over-Voltage Protection

The MP2637 has battery over-voltage protection. If the battery voltage exceeds the battery over-voltage threshold, (103.3% of the battery-full voltage), charging is disabled. Under this condition, an internal $5k\Omega$ dummy load draws a

current from the BATT pin to decrease the battery voltage and protect the battery.

Timer Operation in Charge Mode

The MP2637 uses an internal timer to terminate the charging. The timer remains active during the charging process. An external capacitor between TMR and GND programs the charge cycle duration.

If charging remains in TC mode beyond the trickle-charge time, T_{TRICKLE_TMR}, charging will terminate. The following equation determines the length of the trickle-charge period:

$$\tau_{\text{TC}_{\text{TMR}}} = \frac{4.5 \times 10^4 \times 1.6(\text{V}) \times C_{\text{TMR}}(\mu\text{F})}{1.25 \times I_{\text{TC}}(\text{A}) \times \text{RS1(m}\Omega) + 2(\mu\text{A})}(\text{s}) \quad \text{(1)}$$

The maximum total charge time is:

$$\tau_{\text{TOTAL}_{\text{TMR}}} = \frac{3.4 \times 10^{6} \times 1.6(\text{V}) \times \text{C}_{\text{TMR}}(\mu\text{F})}{1.25 \times \text{I}_{\text{CHG}}(\text{A}) \times \text{RS1(m}\Omega) + 2(\mu\text{A})} (\text{s}) \text{ (2)}$$

Negative Temperature Coefficient (NTC) Input for Battery Temperature Monitoring

The MP2637 has a built-in NTC resistance window comparator, which allows the MP2637 to monitor the battery temperature via the battery-integrated thermistor. Connect an appropriate resistor from V_{SYS} to the NTC pin and connect the thermistor from the NTC pin to GND. The resistor divider determines the NTC voltage depending on the battery temperature. If the NTC voltage falls outside of the NTC window, the MP2637 stops charging. The charger will then restart if the temperature goes back into NTC window range. Please refer to Application Information section for the appropriate resistance selection.

Input Current Limiting in Charge Mode

The MP2637 has a dedicated pin used to program the input current limit. The current at ILIM is a fraction of the input current; the voltage at ILIM indicates the average input current of the switching regulator as determined by the resistor value between ILIM and GND. As the input current approaches the programmed input current limit, charge current is reduced to allow priority to system power.

Use the following equation to determine the input current limit threshold.

$$I_{\rm ILIM} = \frac{45(k\Omega)}{R_{\rm ILIM}(k\Omega)}(A)$$
(3)

Input Voltage Regulation in Charge Mode

In charge mode, if the input power source is not sufficient to support both the charge current and system load current, the input voltage will decrease. As the input voltage approaches the programmed input voltage regulation value, charge current is reduced to allow priority of system power and maintain proper regulation of the input voltage.

The input voltage can be regulated by a resistor divider from IN pin to REG pin to AGND according to the following equation:

$$V_{\rm REG} = V_{\rm IN_{-}R} \times \frac{\rm R5}{\rm R3 + R5} (\rm V)$$
 (4)

where the V_{REG} is the internal voltage reference, 1.2V, and the $V_{\text{IN}_{R}}$ is the desired regulation voltage.

Integrated Over Current Protection and Over Voltage Protection for Pass-through Path

The MP2637 has an integrated IN to SYS passthrough path to allow direct connection of the input voltage to the system even if charging is disabled. Based on the above, the MP2637 continuously monitors both input current and voltage. In the event of an OCP or OVP charge current will be reduced to ensure priority of the system power requirements.

In addition, the MP2637 also features input over current and voltage protection for the IN to SYS pass-through path.

Input over-current protection (OCP):

When the total input current exceeds 4.2A, Q2 (Fig 12) is controlled linearly to regulate the current. If the current continues to exceeds 4.2A after a 120µs blanking time, Q2 will be turn off. In the event of input current exceeding 7A Q2 will be turned off almost instantaneously and without any blanking time, this to protect both Q1 and Q2.

Input over-voltage protection (OVP):

The MP2637 uses the PWIN pin to sense the status of input voltage. When the voltage at the PWIN pin is lower than 0.8V or higher than 1.15V, an invalid input power source is detected by the MP2637. At this time the IN to SYS pass-through path will be turned off. An OVP threshold can be programmed via PWIN pin to prevent an over

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved. voltage event happening at SYS side when plugging in a wrong adapter.




Figure12: Integrated Pass-through Path

Charge Current Setting

The external sense resistors, RS1 and R_{ISET} , program the battery charge current, I_{CHG} . Select R_{ISET} based on RS1:

$$I_{CHG}(A) = \frac{2400}{R_{ISFT}(k\Omega) \times RS1(m\Omega)}$$
 (5)

Battery Short Protection

The MP2637 has two current limit thresholds. CC and CV modes have a peak current limit threshold of 6.5A, while TC mode has a current limit threshold of 3.2A. Therefore, the current limit threshold decreases to 3.2A when the battery voltage drops below the TC threshold. Moreover, the switching frequency also decreases when the BATT voltage drops to 40% of the charge-full voltage.

Thermal Foldback Function

The MP2637 implements thermal protection to prevent thermal damage to the IC and the surrounding components. An internal thermal and feedback sense loop automatically decreases the programmed charge current when the die temperature reaches 120°C. This function is called the charge-current-thermal foldback. Not only this function protects against thermal damage, it can also set the charge current based on requirements rather than worst-case conditions while ensuring safe operation. Furthermore, the part includes thermal shutdown protection where the ceases charging if the

junction temperature rises to 150°C.

Non-sync Operation Mode

During charging mode, the MP2637 continuously monitors the total input current flowing from IN pin to SYS pin. When the input current is lower than 170mA, the low side switch operates as a non-synchronous MOSFET.

Constant-Off-Time Control for Large Duty Charging Operation

The MP2637 has a built-in 600kHz frequency oscillator for the switching frequency. Unlike a traditional fixed frequency, the MP2637 features a constant off time control to support constantcurrent charge even when the input voltage is very close to battery voltage. As shown in the Figure 13, the MP2637 continuously compares the high-side FET sense current with comp level, if the sense current doesn't reach the comp level within the original switching period, the next clock will be delayed until the sense current reaches the comp level. As a result the duty cycle is able to be extended as large as possible.


Full Operation Indication

The MP2637 integrates indicators for the following conditions as shown in Table2. The blinking frequency is:

$$\mathsf{F}_{\mathsf{Blinking}} = \frac{1(\mu \mathsf{A})}{0.8 \times \mathsf{C}_{\mathsf{TMR}}(\mu \mathsf{F})} \tag{6}$$

 Table 2: Indicator for Each Operation Mode

Operation		ACOK	CHG	BOOST
	In Charging		Low	
Charge Mode	End of Charge, Charging disabled, Battery OVP	Low	High	High
	NTC Fault, Timer Out		Blinking	
Boost Mode		High	High	Low
Sleep Mode		High	High	High



크

BOOST MODE OPERATION

Low-Voltage Start-Up

The minimum battery voltage required to start up the circuit in boost mode is 2.9V. Initially, when $V_{SYS} < V_{BATT}$, the MP2637 works in down mode. In this mode, the synchronous P-MOSFET stops switching and its gate connects to V_{BATT} statically. The P-MOSFET stays off as long as the voltage across the parasitic C_{DS} (V_{SW}) is lower than V_{BATT} . When the voltage across C_{DS} exceeds V_{BATT} , the synchronous P-MOSFET enters linear mode allowing the inductor current to decrease and flowing into the SYS pin. Once V_{SYS} exceeds V_{BATT} , the P-MOSFET gate is released and normal closed-loop PWM operation is initiated. In boost mode, the battery voltage can drop to as low as 2.5V without affecting circuit operation.

SYS Disconnect and Inrush Limiting

The MP2637 allows for true output disconnect by eliminating body diode conduction of the internal P-MOSFET rectifier. V_{SYS} can go to 0V during shutdown, drawing no current from the input source. It also allows for inrush current limiting at start-up, minimizing surge currents from the input supply. To optimize the benefits of output disconnect, avoid connecting an external Schottky diode between the SW and SYS pins.

Board layout is extremely critical to minimize voltage overshoot at the SW pin due to stray inductance. Keep the output filter capacitor as close as possible to the SYS pin and use very low ESR/ESL ceramic capacitors tied to a good ground plane.

Boost Output Voltage Setting

In boost mode, the MP2637 programs the output voltage via the external resistor divider at FB pin, and provides built-in output over-voltage protection (OVP) to protect the device and other components against damage when V_{SYS} goes beyond 6V. Once the output over voltage occurs, the MP2637 turns off the boost converter. When the voltage on V_{SYS} drops to a normal level, the

boost converter restarts again as long as the MODE pin remains in active status.

Boost Output Current Limiting

The MP2637 integrates a programmable output current limit function in boost mode. If the boost output current exceeds this programmable limit, the output current will be limited at this level and the SYS voltage will start to drop down. The OLIM pin programs the current limit threshold up to 2.4A as per the following equation:

$$I_{OLIM}(A) = \frac{2400}{R_{OLIM}(k\Omega) \times RS1(m\Omega)}$$
(7)

SYS Output Over Current Protection

The MP2637 integrates three-phase output overcurrent protection.

Phase one (boost mode output current limit): when the output current exceeds the programmed output current limit, the output constant current loop controls the output current, the output current remains at its limit of I_{OLIM} , and V_{SYS} decreases.

Phase two (down mode): when V_{SYS} drops below V_{BATT} +100mV and the output current loop remains in control, the boost converter enters down mode and shutdown after a 120µs blanking time.

Phase three (short circuit mode): when V_{SYS} drops below 3.75V (will be 2V during boost soft start), the boost converter shuts down immediately once the inductor current hits the fold-back peak current limit of the low side N-MOSFET. The boost converter can also recover automatically after a 1ms deglitch period.

Thermal Shutdown Protection

The thermal shutdown protection is also active in boost mode. Once the junction temperature rises higher than 150°C, the MP2637 enters thermal shutdown. It will not resume normal operation until the junction temperature drops below 120°C

APPLICATION INFORMATION

COMPONENT SELECTION

Setting the Charge Current in Charge Mode

In charge mode, both the external sense resistor, RS1, and the resistor R_{ISET} connect to the ISET pin to set the charge current (ICHG) of the MP2637 (see the Typical Application circuit).

Given ICHG and RS1, RISET can be calculated as:

$$\mathsf{R}_{\mathsf{ISET}}(\mathsf{k}\Omega) = \frac{2400}{\mathsf{I}_{\mathsf{CHG}}(\mathsf{A}) \times \mathsf{RS1}(\mathsf{m}\Omega)}$$
(8)

For example, for I_{CHG}=2.5A, and RS1=20m Ω , thus: RISET=48k Ω .

Setting the Input Current Limiting in Charge Mode

In charge mode, connect a resistor from the ILIM pin to AGND to program the input current limit. The relationship between the input current limit and setting resistor is as following:

$$\mathsf{R}_{\mathsf{ILIM}} = \frac{45}{\mathsf{I}_{\mathsf{IN}_\mathsf{LIM}}(\mathsf{A})}(\mathsf{K}\Omega) \tag{9}$$

where R_{ILIM} must exceed 16.5k Ω , so that I_{IN_LIM} is in the range of 0A to 2.7A.

For most applications, use $R_{ILIM} = 50k\Omega$ ($I_{USB_LIM}=900mA$) for USB3.0 mode, and use $R_{ILIM} = 90k\Omega$ ($I_{USB_LIM}=500mA$) for USB2.0 mode.

Setting the Input Voltage Range for Different Operation Modes

A resistive voltage divider from the input to PWIN pin determines the operating mode of MP2637.

$$V_{PWIN} = V_{IN} \times \frac{R6}{R4 + R6} (V)$$
 (10)

If the voltage on PWIN is between 0.8V and 1.15V, the MP2637 works in the charge mode. While the voltage on the PWIN pin is not in the range of 0.8V to 1.15V and VIN > 2V, the MP2637 works in the boost mode (see Table 1)).

For a wide operating range, use a maximum input voltage of 6V as the upper threshold for a voltage ratio of:

$$\frac{V_{PWIN}}{V_{IN}} = \frac{1.15}{6} = \frac{R6}{R4 + R6}$$
 (11)

With the given R6, R4 is then:

$$R4 = \frac{V_{IN} - V_{PWIN}}{V_{PWIN}} \times R6$$
 (12)

For a typical application, start with R6=5.1k Ω , R4 is 21.5k Ω .

Setting the Input Voltage Regulation in Charge Mode

In charge mode, connect a resistor divider from the IN pin to AGND with tapped to REG pin to program the input voltage regulation.

$$V_{IN_R} = V_{REG} \times \frac{R3 + R5}{R5} (V)$$
 (13)

With the given R5, R3 is:

$$R3 = \frac{V_{IN_R} - V_{REG}}{V_{REG}} \times R5(V)$$
(14)

For a preset input voltage regulation value, say 4.75V, start with R5=5.1k Ω , R3 is 15k Ω .

NTC Function in Charge Mode

Figure 14 shows that an internal resistor divider sets the low temperature threshold (V_{TL}) and high temperature threshold (V_{TH}) at 66.6% V_{SYS} and 35% V_{SYS} , respectively. For a given NTC thermistor, select an appropriate R_{T1} and R_{T2} to set the NTC window.

$$\frac{V_{TL}}{V_{SYS}} = \frac{R_{T2}//R_{NTC_Cold}}{R_{T1} + R_{T2}//R_{NTC_Cold}} = TL = 66.6\%$$
 (15)

$$\frac{V_{TH}}{V_{SYS}} = \frac{R_{T2} / / R_{NTC_Hot}}{R_{T1} + R_{T2} / / R_{NTC_Hot}} = TH = 35\%$$
 (16)

Where R_{NTC_Hot} is the value of the NTC resistor at the upper bound of its operating temperature range, and R_{NTC_Cold} is its lower bound.

The two resistors, R_{T1} and R_{T2} , independently determine the upper and lower temperature limits. This flexibility allows the MP2637 to operate with most NTC resistors for different temperature range requirements. Calculate R_{T1} and R_{T2} as follows:

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved.

$$R_{T1} = \frac{R_{NTC_Hot} \times R_{NTC_Cold} \times (TL - TH)}{TH \times TL \times (R_{NTC_Cold} - R_{NTC_Hot})}$$
(17)

$$R_{T2} = \frac{(TL - TH) \times R_{NTC_Cold} \times R_{NTC_Hot}}{(1 - TL) \times TH \times R_{NTC_Cold} - (1 - TH) \times TL \times R_{NTC_Hot}}$$
(18)

For example, the NCP18XH103 thermistor has the following electrical characteristic:

At 0°C, R_{NTC Cold} = 27.445kΩ;

At 50°C, $R_{NTC_{Hot}} = 4.1601 k\Omega$.

Based on equation (17) and equation (18), $R_{T1}=6.65k\Omega$ and $R_{T2}=25.63k\Omega$ are suitable for an NTC window between 0°C and 50°C. Chose approximate values: e.g., $R_{T1}=6.65k\Omega$ and $R_{T2}=25.5k\Omega$.

If no external NTC is available, connect R_{T1} and R_{T2} to keep the voltage on the NTC pin within the valid NTC window: e.g., $R_{T1} = R_{T2} = 10k\Omega$.




Figure 14: NTC Function Block

For convenience, an NTC thermistor design spreadsheet is also provided, please inquire if necessary.

Setting the System Voltage in Boost Mode

In the boost mode, the system voltage can be regulated to the value customer required between 4.2V to 6V by the resistor divider at FB pin as R1 and R2 in the typical application circuit.

$$V_{SYS} = 1.2V \times \frac{R1 + R2}{R2}$$
(19)

where 1.2V is the voltage reference of SYS. With a typical value for R2, $10k\Omega$, R1 can be determined by:

$$R1 = R2 \times \frac{V_{SYS} - 1.2V}{1.2V} (V)$$
 (20)

For example, for a 5V system voltage, R2 is $10k\Omega$, and R1 is $31.6k\Omega$.

Setting the Output Current Limit in Boost Mode

In boost mode, connect a resistor from the OLIM pin to AGND to program the output current limit. The relationship between the output current limit and setting resistor is as follows:

$$I_{OLIM}(A) = \frac{2400}{R_{OLIM}(k\Omega) \times RS1(m\Omega)}$$
 (21)

The output current limit of the boost can be programmed up to 2.1A (min). Considering 10% output current limit accuracy, typical 2.3A output current limit is required. According to the above equation, given $20m\Omega$ sense resistor, 52k R_{OLIM} will get 2.3A output current limit.

For safety operation, R_{OLIM} CANNOT be lower than 47.5k Ω

Selecting the Inductor

Inductor selection trades off between cost, size, and efficiency. A lower inductance value corresponds with smaller size, but results in higher current ripple, higher magnetic hysteretic losses, and higher output capacitances. However, a higher inductance value benefits from lower ripple current and smaller output filter capacitors, but results in higher inductor DC resistance (DCR) loss.

Choose an inductor that does not saturate under the worst-case load condition.

1. In Charge Mode

When MP2637 works in charge mode (as a Buck Converter), estimate the required inductance as:

$$L = \frac{V_{IN} - V_{BATT}}{\Delta I_{L MAX}} \times \frac{V_{BATT}}{V_{IN} \times f_{SW}}$$
(22)

where V_{IN}, V_{BATT}, and f_S are the typical input voltage, the CC charge threshold, and the switching frequency, respectively. ΔI_{L_MAX} is the maximum peak-to-peak inductor current, which is usually designed at 30%-40% of the CC charge current.

With a typical 5V input voltage, 35% inductor current ripple at the corner point between trickle charge and CC charge (V_{BATT} =3V, Ichg=2.5A), the inductance 2.2µH.

2. In Boost Mode

MP2637 Rev. 1.03 8/26/2016

.03 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved. When the MP2637 is in Boost mode (as a Boost converter), the required inductance value is calculated as:

$$L = \frac{V_{BATT} \times (V_{SYS} - V_{BATT})}{V_{SYS} \times f_{SW} \times \Delta I_{L MAX}}$$
(23)

$$\Delta I_{L_MAX} = (30\% - 40\%) \times I_{BATT(MAX)}$$
(24)

$$I_{\text{BATT}(\text{MAX})} = \frac{V_{\text{SYS}} \times I_{\text{SYS}}}{V_{\text{BATT}} \times \eta}$$
(25)

Where V_{BATT} is the minimum battery voltage, f_{SW} is the switching frequency, and ΔI_{L_MAX} is the peak-to-peak inductor ripple current, which is approximately 30% of the maximum battery current $I_{BATT(MAX)}$, $I_{SYS(MAX)}$ is the system current and η is the efficiency.

In the worst case where the battery voltage is 3V, a 30% inductor current ripple, and a typical system voltage (V_{SYS} =5V), the inductance is 1.5µH when the efficiency is 90%.

For best results, use an inductor with an inductance of 2.2uH with a DC current rating that is not lower than the peak current of MOSFET. For higher efficiency, minimize the inductor's DC resistance.

Selecting the Input Capacitor C_{IN}

The input capacitor C_{IN} reduces both the surge current drawn from the input and the switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high-frequency-switching current from passing to the input. For best results, use ceramic capacitors with X7R dielectrics because of their low ESR and small temperature coefficients. For most applications, a 22µF capacitor will suffice.

Selecting the System Capacitor C_{SYS}

Select C_{SYS} based on the demand of the system current ripple.

1. Charge Mode

The capacitor C_{SYS} acts as the input capacitor of the buck converter in charge mode. The input current ripple is:

$$I_{\text{RMS}_{\text{MAX}}} = I_{\text{SYS}_{\text{MAX}}} \times \frac{\sqrt{V_{\text{TC}} \times (V_{\text{IN}_{\text{MAX}}} - V_{\text{TC}})}}{V_{\text{IN}_{\text{MAX}}}}$$
(26)

2. Boost Mode

The capacitor, C_{SYS} , is the output capacitor of boost converter. C_{SYS} keeps the system voltage ripple small and ensures feedback loop stability. The system current ripple is given by:

$$I_{\text{RMS}_{\text{MAX}}} = I_{\text{SYS}_{\text{MAX}}} \times \frac{\sqrt{V_{\text{TC}} \times (V_{\text{SYS}_{\text{MAX}}} - V_{\text{TC}})}}{V_{\text{SYS}_{\text{MAX}}}}$$
(27)

Since the input voltage is passes to the system directly, $V_{IN_MAX}=V_{SYS_MAX}$, both charge mode and boost mode have the same system current ripple.

For I_{CC_MAX} =2A, V_{TC} =3V, V_{IN_MAX} =6V, the maximum ripple current is 1.25A. Select the system capacitors base on the ripple-current temperature rise not exceeding 10°C. For best results, use ceramic capacitors with X7R dielectrics with low ESR and small temperature coefficients. For most applications, use three 22µF capacitors.

Selecting the Battery Capacitor C_{BATT}

 C_{BATT} is in parallel with the battery to absorb the high-frequency switching ripple current.

1. Charge Mode

The capacitor C_{BATT} is the output capacitor of the buck converter. The output voltage ripple is then:

$$\Delta r_{\text{BATT}} = \frac{\Delta V_{\text{BATT}}}{V_{\text{BATT}}} = \frac{1 - V_{\text{BATT}} / V_{\text{SYS}}}{8 \times C_{\text{BATT}} \times f_{\text{SW}}^2 \times L}$$
(28)

2. Boost Mode

The capacitor C_{BATT} is the input capacitor of the boost converter. The input voltage ripple is the same as the output voltage ripple from equation (28)

Both charge mode and boost mode have the same battery voltage ripple. The capacitor C_{BATT} can be calculated as:

$$C_{BATT} = \frac{1 - V_{TC} / V_{SYS}MAX}{8 \times \Delta r_{BATT}MAX} \times f_{SW}^{2} \times L$$
(29)

To guarantee the $\pm 0.5\%$ BATT voltage accuracy, the maximum BATT voltage ripple must not exceed 0.5% (e.g. 0.2%). The worst case occurs at the minimum battery voltage of the CC charge with the maximum input voltage.

www.MonolithicPower.com Patent Protected Unauthorized Photo

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved. For $V_{SYS_MAX}=6V$, $V_{CC_MIN}=V_{TC}=3V$, L=2.2µH,

 f_{SW} =600kHz, $\Delta r_{BATT}MAX = 0.2\%$, C_{BATT} is 39µF.

Two pieces of 22μ F ceramic with X7R dielectrics capacitor in parallel will suffice.

PCB Layout Guide

PCB layout is very important to meet specified noise, efficiency and stability requirements. The following design considerations can improve circuit performance:

1) Route the power stage adjacent to their grounds. Aim to minimize the high-side switching node (SW, inductor) trace lengths in the high-current paths.

Keep the switching node short and away from all small control signals, especially the feedback network.


Place the input capacitor as close as possible to the VIN and PGND pins. The local power input capacitors, connected from the SYS to PGND, must be placed as close as possible to the IC.

Place the output inductor close to the IC and connect the output capacitor between the inductor and PGND of the IC.

2) For high-current applications, the power pads for IN, SYS, SW, BATT and PGND should be connected to as many coppers planes on the board as possible. This improves thermal performance because the board conducts heat away from the IC.

3) The PCB should have a ground plane connected directly to the return of all components through vias (e.g., two vias per capacitor for power-stage capacitors, one via per capacitor for small-signal components). A star ground design approach is typically used to keep circuit block currents isolated (power-signal/control-signal), which reduces noise-coupling and groundbounce issues. A single ground plane for this design gives good results.

4) Place ISET, OLIM and ILIM resistors very close to their respective IC pins.



Bottom Layer Figure 15: PCB Layout Example – board size is 22x25mm

Design Example

Below is a design example following the application guidelines for the specifications:

Table 3: Design Example				
V _{IN} 5V/500mA for USB,				
	5V/3A for Adapter			
Charge	3.7V / 2.5A			
Discharge	5V / 2.1A			
f _{SW}	600kHz			

Figure 16 shows the detailed application schematic. The Typical Performance Characteristics section shows the typical performance and circuit waveforms. For more possible applications of this device, please refer to the related Evaluation Board datasheets.

TYPICAL APPLICATION CIRCUITS





Figure 16: Typical Application Circuit of MP2637 with USB connectors




PACKAGE INFORMATION

QFN-24 (4mmx4mm)




TOP VIEW



0.20 REF

SIDE VIEW



RECOMMENDED LAND PATTERN

NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
 LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.