

SPECIFICATION

SPEC. No. C-ULI-a

D A T E : 2013 Sep.

To

Non-Controlled Copy

CUSTOMER'S PRODUCT NAME

TDK PRODUCT NAME

MULTILAYER CERAMIC CHIP CAPACITORS

CLL Series / Commercial Grade

Ultra Low Inductance

Please return this specification to TDK representatives.

If orders are placed without returned specification, please allow us to judge that specification is accepted by your side.

RECEIPT CONFIRMATION

DATE: _____ YEAR _____ MONTH _____ DAY _____

TDK Corporation
Sales
Electronic Components
Sales & Marketing Group

TDK-EPC Corporation
Engineering
Ceramic Capacitors Business Group

APPROVED	Person in charge

APPROVED	CHECKED	Person in charge

1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over the other relevant specifications.

Production places defined in this specification shall be TDK-EPC Corporation Japan, TDK (Suzhou) Co., Ltd and TDK Components U.S.A. Inc.

EXPLANATORY NOTE:

This specification warrants the quality of the ceramic chip capacitors. The chips should be evaluated or confirmed a state of mounted on your product.


If the use of the chips goes beyond the bounds of the specification, we can not afford to guarantee.

2. CODE CONSTRUCTION

(Example)

Catalog Number :	<u>CLLC1A</u>	<u>X7S</u>	<u>0G</u>	<u>105</u>	<u>M</u>	<u>050</u>	<u>A</u>	<u>C</u>
(Web)	(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)
Item Description :	<u>CLLC1A</u>	<u>X7S</u>	<u>0G</u>	<u>105</u>	<u>M</u>	<u>I</u>	<u>xxxx</u>	
	(1)	(2)	(3)	(4)	(5)	(9)	(10)	

(1) Type



Please refer to product list for the dimension of each product.

(2) Temperature Characteristics (Details are shown in table 1 No.6 at page 3)

(3) Rated Voltage

Symbol	Rated Voltage
1A	DC 10 V
0J	DC 6.3 V
0G	DC 4 V

(4) Rated Capacitance

Stated in three digits and in units of pico farads (pF).

The first and Second digits identify the first and second significant figures of the capacitance, the third digit identifies the multiplier.

R is designated for a decimal point.

Example 105 → 1,000,000pF

(5) Capacitance tolerance

Symbol	Tolerance
M	± 20 %

(6) Thickness code (Only Catalog Number)

(7) Package code (Only Catalog Number)

(8) Special code (Only Catalog Number)

(9) Packaging (Only Item Description)

Symbol	Packaging
B	Bulk
T	Taping

(10) Internal code (Only Item Description)

3. RATED CAPACITANCE AND CAPACITANCE TOLERANCE

3.1 Standard combination of rated capacitance and tolerances

Temperature Characteristics	Capacitance tolerance	Rated capacitance
X6S X7R X7S	M (± 20 %)	E – 6 series

3.2 Capacitance Step in E series

E series	Capacitance Step					
E- 6	1.0	1.5	2.2	3.3	4.7	6.8

4. OPERATING TEMPERATURE RANGE

T.C.	Min. operating Temperature	Max. operating Temperature	Reference Temperature
X6S	-55°C	105°C	25°C
X7R X7S	-55°C	125°C	25°C

5. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH

6 months Max.

6. INDUSTRIAL WASTE DISPOSAL



Dispose this product as industrial waste in accordance with the Industrial Waste Law.

7. PERFORMANCE

table 1

No.	Item	Performance	Test or inspection method										
1	External Appearance	No defects which may affect performance.	Inspect with magnifying glass. (×3 magnifications)										
2	Insulation Resistance	100MΩ·μF min.	Apply rated voltage for 60s. Measure 8 terminal electrodes at the same time.										
3	Voltage Proof	Withstand test voltage without insulation breakdown or other damage.	2.5 times of rated voltage Above DC voltage shall be applied for 1~5s. Charge / discharge current shall not exceed 50mA. Measure 8 terminal electrodes at the same time.										
4	Capacitance	Within the specified tolerance at 1000hrs age (Per IEC-384-9).	<table border="1"> <thead> <tr> <th>Measuring frequency</th> <th>WV</th> <th>Measuring voltage</th> </tr> </thead> <tbody> <tr> <td rowspan="2">1kHz±10%</td> <td>10V</td> <td>1.0±0.2Vrms.</td> </tr> <tr> <td>6.3V and under</td> <td>0.5±0.2Vrms.</td> </tr> </tbody> </table> <p>Measure 8 terminal electrodes at the same time.</p>	Measuring frequency	WV	Measuring voltage	1kHz±10%	10V	1.0±0.2Vrms.	6.3V and under	0.5±0.2Vrms.		
Measuring frequency	WV	Measuring voltage											
1kHz±10%	10V	1.0±0.2Vrms.											
	6.3V and under	0.5±0.2Vrms.											
5	Dissipation Factor	Characteristics <table border="1"> <thead> <tr> <th>T.C.</th> <th>D.F.</th> </tr> </thead> <tbody> <tr> <td>X6S X7R X7S</td> <td>0.10 max.</td> </tr> </tbody> </table>	T.C.	D.F.	X6S X7R X7S	0.10 max.	See No.4 in this table for measuring condition.						
T.C.	D.F.												
X6S X7R X7S	0.10 max.												
6	Temperature Characteristics of Capacitance	Capacitance Change (%) No DC voltage applied X7R : ±15 X6S X7S : ±22	Capacitance shall be measured by the steps shown in the following table after thermal equilibrium is obtained for each step. Capacitance change shall be calculated by the value of the reference temperature in Step 3. <table border="1"> <thead> <tr> <th>Step</th> <th>Temperature(°C)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Reference temp. per para.4. ± 2</td> </tr> <tr> <td>2</td> <td>Min. operating temp. per para.4. ± 2</td> </tr> <tr> <td>3</td> <td>Reference temp. per para.4. ± 2</td> </tr> <tr> <td>4</td> <td>Max. operating temp. per para.4. ± 2</td> </tr> </tbody> </table>	Step	Temperature(°C)	1	Reference temp. per para.4. ± 2	2	Min. operating temp. per para.4. ± 2	3	Reference temp. per para.4. ± 2	4	Max. operating temp. per para.4. ± 2
Step	Temperature(°C)												
1	Reference temp. per para.4. ± 2												
2	Min. operating temp. per para.4. ± 2												
3	Reference temp. per para.4. ± 2												
4	Max. operating temp. per para.4. ± 2												

(continued)

No.	Item	Performance	Test or inspection method				
7	Robustness of Terminations	No sign of termination coming off, breakage of ceramic, or other abnormal signs.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1 and 2 and apply a pushing force of for 10 ± 1 s. 				
8	Solderability	All terminations shall exhibit a continuous solder coating free from defects for a minimum of 75% of the surface area of any individual termination. Anomalies other than dewetting, non-wetting, and pin holes are not cause for rejection. 	Completely soak both terminations in solder at $235 \pm 5^\circ\text{C}$ for 2 ± 0.5 s. Solder : H63A (JIS Z 3282) Flux : Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution.				
9	Resistance to solder heat	External appearance	No cracks are allowed and terminations shall be covered at least 60% with new solder.				
	Capacitance	<table border="1" data-bbox="560 1301 938 1485"> <thead> <tr> <th>Characteristics</th> <th>Change from the value before test</th> </tr> </thead> <tbody> <tr> <td>X6S X7R X7S</td> <td>$\pm 7.5 \%$</td> </tr> </tbody> </table>	Characteristics	Change from the value before test	X6S X7R X7S	$\pm 7.5 \%$	Completely soak both terminations in solder at $260 \pm 5^\circ\text{C}$ for 5 ± 1 s. Preheating condition Temp. : $150 \pm 10^\circ\text{C}$ Time : 1 to 2min. Flux : Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution.
	Characteristics	Change from the value before test					
	X6S X7R X7S	$\pm 7.5 \%$					
D.F.	Meet the initial spec.		Solder : H63A (JIS Z 3282)				
Insulation Resistance	Meet the initial spec.		Leave the capacitors in ambient condition for 24 ± 2 h before measurement.				

(continued)

No.	Item		Performance	Test or inspection method															
10	Vibration	External appearance	No mechanical damage.	<p>Reflow solder the specimens on a P.C.Board shown in Appendix 1 and 2 before testing.</p> <p>Vibrate the specimens with amplitude of 1.5mm p-p sweeping the frequencies from 10Hz to 55Hz and back to 10Hz in a minute.</p> <p>Repeat this cycle for 2h each in 3 perpendicular directions (6h in total).</p>															
		Capacitance	Characteristics		Change from the value before test														
			X6S X7R X7S		± 7.5 %														
D.F.	Meet the initial spec.																		
11	Temperature cycle	External appearance	No mechanical damage.	<p>Reflow Solder the capacitors on a P.C.Board shown in Appendix 1 and 2 before testing.</p> <p>Expose the specimens in the condition step 1 through 4 and repeat 5 times consecutively.</p> <p>Leave the specimens in ambient condition for the following time before measurement.</p> <table border="1" data-bbox="1002 1055 1489 1413"> <thead> <tr> <th>Step</th> <th>Temperature(°C)</th> <th>Time (min.)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Min. operating temp. per para.4. ± 3</td> <td>30 ± 3</td> </tr> <tr> <td>2</td> <td>Reference temp. per para.4.</td> <td>2 - 5</td> </tr> <tr> <td>3</td> <td>Max. operating temp. per para.4. ± 2</td> <td>30 ± 2</td> </tr> <tr> <td>4</td> <td>Reference temp. per para.4.</td> <td>2 - 5</td> </tr> </tbody> </table>	Step	Temperature(°C)	Time (min.)	1	Min. operating temp. per para.4. ± 3	30 ± 3	2	Reference temp. per para.4.	2 - 5	3	Max. operating temp. per para.4. ± 2	30 ± 2	4	Reference temp. per para.4.	2 - 5
		Step	Temperature(°C)		Time (min.)														
		1	Min. operating temp. per para.4. ± 3		30 ± 3														
		2	Reference temp. per para.4.		2 - 5														
		3	Max. operating temp. per para.4. ± 2		30 ± 2														
		4	Reference temp. per para.4.		2 - 5														
Capacitance	Characteristics	Change from the value before test																	
	X6S X7R X7S	± 7.5 %																	
D.F.	Meet the initial spec.																		
Insulation Resistance	Meet the initial spec.																		
Voltage proof	No insulation breakdown or other damage.																		
12	Moisture Resistance (Steady State)	External appearance	No mechanical damage.	<p>Reflow Solder the capacitors on a P.C. Board shown in Appendix 1 and 2 before testing.</p> <p>Leave at temperature 40 ± 2°C, 90 to 95%RH for 500 +24,0h.</p> <p>Leave the specimens in ambient condition for 24 ± 2h before the measurement.</p>															
		Capacitance	Characteristics		Change from the value before test														
			X6S X7R X7S		± 7.5 %														
		D.F.	200% of initial spec. max.																
Insulation Resistance	10MΩ·μF min.																		



(continued)

No.	Item		Performance	Test or inspection method	
13	Moisture Resistance	External appearance	No mechanical damage.	<p>Reflow Solder the capacitors on a P.C. Board shown in Appendix 1 and 2 before testing.</p> <p>Apply the rated voltage at temperature $40\pm 2^{\circ}\text{C}$, and 90 to 95%RH for 500+24,0h</p> <p>Charge/discharge current shall not exceed 50mA.</p> <p>Leave the capacitors in ambient condition for $48 \pm 4\text{h}$ before measurement.</p> <p>Voltage conditioning: Voltage treat the specimen under testing temperature and voltage for 1 hour.</p> <p>Use this measurement for initial value.</p>	
		Capacitance	Characteristics		Change from the value before test
			X6S X7R X7S		$\pm 12.5\%$
		D.F.	200% of initial spec. max.		
Insulation Resistance	5M Ω · μF min.				
14	Life	External appearance	No mechanical damage.	<p>Reflow Solder the capacitors on a P.C.Board shown in Appendix 1 and 2 before testing.</p> <p>Apply the rated voltage at maximum operating temperature $\pm 2^{\circ}\text{C}$ for 1,000+48,0h</p> <p>Charge/discharge current shall not exceed 50mA.</p> <p>Voltage conditioning: Voltage treat the capacitors under testing temperature and voltage for 1 hour.</p> <p>Leave the specimens in ambient condition for $48 \pm 4\text{h}$ before measurement as initial value.</p>	
		Capacitance	Characteristics		Change from the value before test
			X6S X7R X7S		$\pm 15\%$
		D.F.	200% of initial spec. max.		
Insulation Resistance	10M Ω · μF min.				

Appendix 1

CLLC1A


PC Board



(Unit: mm)

1. Material: Glass Epoxy (As per JIS C6484 GE4)


2. Thickness: 0.8mm



Appendix 2

CLLE1A

PC Board



(Unit: mm)

1. Material: Glass Epoxy (As per JIS C6484 GE4)

2. Thickness: 1.6mm



 Copper (Thickness: 0.035mm)

 Solder resist

Appendix 3

CLLG1A

PC Board



(UNIT: mm)


1. MATERIAL: GLASS EPOXY (AS PER JIS C6484 GE4)

2. THICKNESS: 1.6MM

 COPPER (THICKNESS: 0.035MM)


 SOLDER RESIST

8. INSIDE STRUCTURE AND MATERIAL



No.	NAME	MATERIAL
1	Dielectric	BaTiO ₃
2	Electrode	Ni
3	Termination	Cu
4		Ni
5		Sn


















9. EQUIVALENT CIRCUIT



+ 1) 3) 5) 7)
- 2) 4) 6) 8)



















8 terminals are connected and measured at the same time.














10. Caution



No.	Process	Condition														
1	Operating Condition (Storage, Transportation)	<p>1-1. Storage</p> <ol style="list-style-type: none"> The capacitors must be stored in an ambient temperature of 5 ~ 40°C with a relative humidity of 20~70%RH. The products should be used within 6 months upon receipt. The capacitors must be operated and stored in an environment free of dew condensation and these gases such as Hydrogen Sulphide, Hydrogen Sulphate, Chlorine, Ammonia and sulfur. Avoid storing in sun light and falling of dew. Do not use capacitors under high humidity and high and low atmospheric pressure which may affect capacitors reliability. Capacitors should be tested for the solderability when they are stored for long time. <p>1-2. Handling in transportation</p> <p>In case of the transportation of the capacitors, the performance of the capacitors may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2 Handling in transportation)</p>														
2	Circuit design  Caution	<p>2-1 Operating temperature</p> <p>Operating temperature should be followed strictly within this specification, especially be careful with maximum temperature.</p> <ol style="list-style-type: none"> Do not use capacitor above the maximum allowable operating temperature. Surface temperature including self heating should be below maximum operating temperature. (Due to dielectric loss, capacitor will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product mounted on. Please design the circuit so that the maximum temperature of the capacitor including the self heating to be below the maximum allowable operating temperature. Temperature rise shall be below 20°C) The electrical characteristics of the capacitors will vary depending on the temperature. The capacitors should be selected and designed in taking the temperature into consideration. <p>2-2 Operating voltage</p> <ol style="list-style-type: none"> Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, V_{0-P} must be below the rated voltage.  (1) and (2) AC or pulse with overshooting, V_{P-P} must be below the rated voltage.  (3), (4) and (5) <p>When the voltage is started to apply to the circuit or it is stopped applying, the irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use a capacitor within rated voltage containing these irregular voltage.</p> <table border="1" data-bbox="464 1469 1449 2029"> <thead> <tr> <th data-bbox="464 1469 651 1514">Voltage</th> <th data-bbox="651 1469 916 1514">(1) DC voltage</th> <th data-bbox="916 1469 1181 1514">(2) DC+AC voltage</th> <th data-bbox="1181 1469 1449 1514">(3) AC voltage</th> </tr> </thead> <tbody> <tr> <td data-bbox="464 1514 651 1738">Positional Measurement (Rated voltage)</td> <td data-bbox="651 1514 916 1738">  </td> <td data-bbox="916 1514 1181 1738">  </td> <td data-bbox="1181 1514 1449 1738">  </td> </tr> <tr> <th data-bbox="464 1749 651 1794">Voltage</th> <th data-bbox="651 1749 916 1794">(4) Pulse voltage (A)</th> <th data-bbox="916 1749 1449 1794">(5) Pulse voltage (B)</th> </tr> <tr> <td data-bbox="464 1794 651 2029">Positional Measurement (Rated voltage)</td> <td data-bbox="651 1794 916 2029">  </td> <td data-bbox="916 1794 1449 2029">  </td> </tr> </tbody> </table>	Voltage	(1) DC voltage	(2) DC+AC voltage	(3) AC voltage	Positional Measurement (Rated voltage)				Voltage	(4) Pulse voltage (A)	(5) Pulse voltage (B)	Positional Measurement (Rated voltage)		
Voltage	(1) DC voltage	(2) DC+AC voltage	(3) AC voltage													
Positional Measurement (Rated voltage)																
Voltage	(4) Pulse voltage (A)	(5) Pulse voltage (B)														
Positional Measurement (Rated voltage)																










No.	Process	Condition
2	Circuit design ⚠ Caution	<p>2) Even below the rated voltage, if repetitive high frequency AC or pulse is applied, the reliability of the capacitors may be reduced.</p> <p>3) The effective capacitance will vary depending on applied DC and AC voltages. The capacitors should be selected and designed in taking the voltages into consideration.</p> <p>2-3. Frequency When the capacitors (Class 2) are used in AC and/or pulse voltages, the capacitors may vibrate themselves and generate audible sound.</p>


3	Designing P.C. board	<p>The amount of solder at the terminations has a direct effect on the reliability of the capacitors.</p> <p>1) The greater the amount of solder, the higher the stress on the chip capacitor, and the more likely that it will break. When designing a P.C. board, determine the shape and size of the solder lands to have proper amount of solder on the terminations.</p> <p>2) Avoid using common solder land for multiple terminations and provide individual solder land for each terminations.</p> <p>3) Size and recommended land dimensions.</p> <div style="text-align: center;"> </div> <p style="text-align: center;">Recommended Land Dimensions (mm)</p> <table border="1"> <thead> <tr> <th>Type Symbol</th> <th>CLLC1A (CC0603)</th> <th>CLLE1A (CC0805)</th> <th>CLLG1A (CC1206)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>0.25</td> <td>0.30</td> <td>0.44</td> </tr> <tr> <td>B</td> <td>0.40</td> <td>0.30 - 0.60</td> <td>0.88</td> </tr> <tr> <td>C</td> <td>1.20</td> <td>1.30 - 1.80</td> <td>2.30</td> </tr> <tr> <td>D</td> <td>0.40</td> <td>0.50 - 0.80</td> <td>0.54</td> </tr> <tr> <td>P</td> <td>0.40</td> <td>0.50</td> <td>0.80</td> </tr> </tbody> </table>	Type Symbol	CLLC1A (CC0603)	CLLE1A (CC0805)	CLLG1A (CC1206)	A	0.25	0.30	0.44	B	0.40	0.30 - 0.60	0.88	C	1.20	1.30 - 1.80	2.30	D	0.40	0.50 - 0.80	0.54	P	0.40	0.50	0.80
Type Symbol	CLLC1A (CC0603)	CLLE1A (CC0805)	CLLG1A (CC1206)																							
A	0.25	0.30	0.44																							
B	0.40	0.30 - 0.60	0.88																							
C	1.20	1.30 - 1.80	2.30																							
D	0.40	0.50 - 0.80	0.54																							
P	0.40	0.50	0.80																							









No.	Process	Condition												
3	Designing P.C. board	<p data-bbox="443 226 1098 259">4) Recommended chip capacitor layout is as following.</p> <table border="1" data-bbox="475 327 1422 1749"> <thead> <tr> <th data-bbox="475 327 647 405"></th> <th data-bbox="647 327 1034 405">Disadvantage against bending stress</th> <th data-bbox="1034 327 1422 405">Advantage against bending stress</th> </tr> </thead> <tbody> <tr> <td data-bbox="475 405 647 824">Mounting face</td> <td data-bbox="647 405 1034 824"> <p data-bbox="740 439 943 472">Perforation or slit</p>  <p data-bbox="711 707 970 775">Break P.C. board with mounted side up.</p> </td> <td data-bbox="1034 405 1422 824"> <p data-bbox="1126 439 1329 472">Perforation or slit</p>  <p data-bbox="1098 707 1356 775">Break P.C. board with mounted side down.</p> </td> </tr> <tr> <td data-bbox="475 824 647 1272">Chip arrangement (Direction)</td> <td data-bbox="647 824 1034 1272"> <p data-bbox="687 857 983 925">Mount perpendicularly to perforation or slit</p> <p data-bbox="740 958 943 992">Perforation or slit</p>  </td> <td data-bbox="1034 824 1422 1272"> <p data-bbox="1086 857 1342 925">Mount in parallel with perforation or slit</p> <p data-bbox="1126 958 1329 992">Perforation or slit</p>  </td> </tr> <tr> <td data-bbox="475 1272 647 1749">Distance from slit</td> <td data-bbox="647 1272 1034 1749"> <p data-bbox="679 1305 1007 1339">Closer to slit is higher stress</p>  <p data-bbox="879 1641 999 1675">$(l_1 < l_2)$</p> </td> <td data-bbox="1034 1272 1422 1749"> <p data-bbox="1062 1305 1390 1339">Away from slit is less stress</p>  <p data-bbox="1278 1641 1398 1675">$(l_1 < l_2)$</p> </td> </tr> </tbody> </table>		Disadvantage against bending stress	Advantage against bending stress	Mounting face	<p data-bbox="740 439 943 472">Perforation or slit</p>  <p data-bbox="711 707 970 775">Break P.C. board with mounted side up.</p>	<p data-bbox="1126 439 1329 472">Perforation or slit</p>  <p data-bbox="1098 707 1356 775">Break P.C. board with mounted side down.</p>	Chip arrangement (Direction)	<p data-bbox="687 857 983 925">Mount perpendicularly to perforation or slit</p> <p data-bbox="740 958 943 992">Perforation or slit</p> 	<p data-bbox="1086 857 1342 925">Mount in parallel with perforation or slit</p> <p data-bbox="1126 958 1329 992">Perforation or slit</p> 	Distance from slit	<p data-bbox="679 1305 1007 1339">Closer to slit is higher stress</p>  <p data-bbox="879 1641 999 1675">$(l_1 < l_2)$</p>	<p data-bbox="1062 1305 1390 1339">Away from slit is less stress</p>  <p data-bbox="1278 1641 1398 1675">$(l_1 < l_2)$</p>
	Disadvantage against bending stress	Advantage against bending stress												
Mounting face	<p data-bbox="740 439 943 472">Perforation or slit</p>  <p data-bbox="711 707 970 775">Break P.C. board with mounted side up.</p>	<p data-bbox="1126 439 1329 472">Perforation or slit</p>  <p data-bbox="1098 707 1356 775">Break P.C. board with mounted side down.</p>												
Chip arrangement (Direction)	<p data-bbox="687 857 983 925">Mount perpendicularly to perforation or slit</p> <p data-bbox="740 958 943 992">Perforation or slit</p> 	<p data-bbox="1086 857 1342 925">Mount in parallel with perforation or slit</p> <p data-bbox="1126 958 1329 992">Perforation or slit</p> 												
Distance from slit	<p data-bbox="679 1305 1007 1339">Closer to slit is higher stress</p>  <p data-bbox="879 1641 999 1675">$(l_1 < l_2)$</p>	<p data-bbox="1062 1305 1390 1339">Away from slit is less stress</p>  <p data-bbox="1278 1641 1398 1675">$(l_1 < l_2)$</p>												

No.	Process	Condition									
3	Designing P.C. board	<p>5) Mechanical stress varies according to location of chip capacitors on the P.C. board.</p>  <p>The stress in capacitors is in the following order. $A > B = C > D > E$</p>									
4	Mounting	<p>4-1. Stress from mounting head</p> <p>If the mounting head is adjusted too low, it may induce excessive stress in the chip capacitor to result in cracking. Please take following precautions.</p> <ol style="list-style-type: none"> 1) Adjust the bottom dead center of the mounting head to reach on the P.C. board surface and not press it. 2) Adjust the mounting head pressure to be 1 to 3N of static weight. 3) To minimize the impact energy from mounting head, it is important to provide support from the bottom side of the P.C. board. See following examples. <table border="1" data-bbox="448 1290 1426 1843"> <thead> <tr> <th data-bbox="448 1290 635 1350"></th> <th data-bbox="635 1290 1031 1350">Not recommended</th> <th data-bbox="1031 1290 1426 1350">Recommended</th> </tr> </thead> <tbody> <tr> <td data-bbox="448 1350 635 1579">Single sided mounting</td> <td data-bbox="635 1350 1031 1579">  </td> <td data-bbox="1031 1350 1426 1579">  </td> </tr> <tr> <td data-bbox="448 1579 635 1843">Double-sides mounting</td> <td data-bbox="635 1579 1031 1843">  </td> <td data-bbox="1031 1579 1426 1843">  </td> </tr> </tbody> </table> <p>When the centering jaw is worn out, it may give mechanical impact on the capacitor to cause crack. Please control the close up dimension of the centering jaw and provide sufficient preventive maintenance and replacement of it.</p>		Not recommended	Recommended	Single sided mounting			Double-sides mounting		
	Not recommended	Recommended									
Single sided mounting											
Double-sides mounting											

No.	Process	Condition												
5	Soldering	<p>5-1. Flux selection</p> <p>Although highly-activated flux gives better solderability, substances which increase activity may also degrade the insulation of the chip capacitors. To avoid such degradation, it is recommended following.</p> <ol style="list-style-type: none"> 1) It is recommended to use a mildly activated rosin flux (less than 0.1wt% chlorine). Strong flux is not recommended. 2) Excessive flux must be avoided. Please provide proper amount of flux. 3) When water-soluble flux is used, enough washing is necessary. <p>5-2. Recommended soldering profile by various methods</p> <div style="text-align: center;"> <p>Reflow soldering</p>  </div> <div style="text-align: center; margin-top: 20px;"> <p>Manual soldering (Solder iron)</p>  </div> <p>5-3. Recommended soldering peak temp and peak temp duration</p> <table border="1" data-bbox="555 1624 1257 1848"> <thead> <tr> <th>Temp./Duration</th> <th>Peak temp</th> <th>Duration</th> </tr> </thead> <tbody> <tr> <td>Solder</td> <td></td> <td></td> </tr> <tr> <td>Pb-Sn Solder</td> <td>230°C max.</td> <td>20 sec. max.</td> </tr> <tr> <td>Lead Free Solder</td> <td>260°C max.</td> <td>10 sec. max.</td> </tr> </tbody> </table> <p>Recommended solder compositions</p> <p>Sn-37Pb (Pb-Sn solder)</p> <p>Sn-3.0Ag-0.5Cu (Lead Free Solder)</p>	Temp./Duration	Peak temp	Duration	Solder			Pb-Sn Solder	230°C max.	20 sec. max.	Lead Free Solder	260°C max.	10 sec. max.
Temp./Duration	Peak temp	Duration												
Solder														
Pb-Sn Solder	230°C max.	20 sec. max.												
Lead Free Solder	260°C max.	10 sec. max.												

No.	Process	Condition																											
5	Soldering	<p>5-4. Avoiding thermal shock</p> <p>1) Preheating condition</p> <table border="1" data-bbox="582 246 1161 414"> <thead> <tr> <th>Soldering</th> <th>Temp. (°C)</th> </tr> </thead> <tbody> <tr> <td>Reflow soldering</td> <td>$\Delta T \leq 150$</td> </tr> <tr> <td>Manual soldering</td> <td>$\Delta T \leq 150$</td> </tr> </tbody> </table> <p>2) Cooling condition Natural cooling using air is recommended. If the chips are dipped into a solvent for cleaning, the temperature difference (ΔT) must be less than 100°C.</p> <p>5-5. Amount of solder Excessive solder will induce higher tensile force in chip capacitors when temperature changes and it may result in chip cracking. In sufficient solder may detach the capacitors from the P.C. board.</p> <p>5-6. Amount of solder Excessive solder will induce higher tensile force in chip capacitor when temperature changes and it may result in chip cracking. In sufficient solder may detach the capacitor from the P.C. board.</p> <hr/> <table border="0" data-bbox="478 929 1444 1355"> <tr> <td data-bbox="478 929 670 1041">Excessive solder</td> <td data-bbox="670 929 1085 1041">  </td> <td data-bbox="1085 929 1444 1041">Higher tensile force in chip capacitor to cause crack</td> </tr> <tr> <td data-bbox="478 1075 670 1187">Adequate</td> <td data-bbox="670 1075 1085 1187">  </td> <td></td> </tr> <tr> <td data-bbox="478 1220 670 1355">Insufficient solder</td> <td data-bbox="670 1220 1085 1355">  </td> <td data-bbox="1085 1220 1444 1355">Low robustness may cause contact failure or chip capacitor comes off the P.C. board.</td> </tr> </table> <hr/> <p>5-7. Solder repair by solder iron</p> <p>1) Selection of the soldering iron tip Tip temperature of solder iron varies by its type, P.C. board material and solder land size. Higher the tip temperature, quick the operation. Please make sure the tip temp. before soldering and keep the peak temp and time in accordance with following recommended condition. (Please preheat the chip capacitors with the condition in 5-4 to avoid the thermal shock.)</p> <table border="1" data-bbox="542 1680 1436 1825"> <thead> <tr> <th colspan="4">Recommended solder iron condition (Pb-Sn Solder and Lead Free Solder)</th> </tr> <tr> <th>Temp. (°C)</th> <th>Duration (sec.)</th> <th>Wattage (W)</th> <th>Shape (mm)</th> </tr> </thead> <tbody> <tr> <td>300 max.</td> <td>3 max.</td> <td>20 max.</td> <td>Ø 3.0 max.</td> </tr> </tbody> </table> <p>2) Direct contact of the soldering iron with ceramic dielectric of chip capacitors may cause crack. Do not touch the ceramic dielectric and the terminations by solder iron.</p>	Soldering	Temp. (°C)	Reflow soldering	$\Delta T \leq 150$	Manual soldering	$\Delta T \leq 150$	Excessive solder		Higher tensile force in chip capacitor to cause crack	Adequate			Insufficient solder		Low robustness may cause contact failure or chip capacitor comes off the P.C. board.	Recommended solder iron condition (Pb-Sn Solder and Lead Free Solder)				Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)	300 max.	3 max.	20 max.	Ø 3.0 max.
Soldering	Temp. (°C)																												
Reflow soldering	$\Delta T \leq 150$																												
Manual soldering	$\Delta T \leq 150$																												
Excessive solder		Higher tensile force in chip capacitor to cause crack																											
Adequate																													
Insufficient solder		Low robustness may cause contact failure or chip capacitor comes off the P.C. board.																											
Recommended solder iron condition (Pb-Sn Solder and Lead Free Solder)																													
Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)																										
300 max.	3 max.	20 max.	Ø 3.0 max.																										

No.	Process	Condition
5	Soldering	<p>5-8. Sn-Zn solder Sn-Zn solder affects product reliability. Please contact TDK in advance when utilize Sn-Zn solder.</p> <p>5-9. Countermeasure for tombstone The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering. (Refer to JEITA RCR-2335B Annex A (Informative) Recommendations to prevent the tombstone phenomenon)</p>
6	Cleaning	<p>1) If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to chip capacitor surface to deteriorate especially the insulation resistance.</p> <p>2) If cleaning condition is not suitable, it may damage the chip capacitor.</p> <p>2)-1. Insufficient washing</p> <p>(1) Lead wire and terminal electrodes may corrode by Halogen in the flux.</p> <p>(2) Halogen in the flux may adhere on the surface of capacitor, and lower the insulation resistance.</p> <p>(3) Water soluble flux has higher tendency to have above mentioned problems (1) and (2).</p> <p>2)-2. Excessive washing</p> <p>(1) Excessive washing may damage the coating material of coated capacitor and deteriorate it.</p> <p>(2) When ultrasonic cleaning is used, excessively high ultrasonic energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, following is the recommended condition.</p> <p style="padding-left: 40px;">Power: 20W/ℓmax. Frequency: 40kHz max. Washing time: 5 minutes max.</p> <p>2)-3. If the cleaning fluid is contaminated, density of Halogen increases, and it may bring the same result as insufficient cleaning.</p>
7	Coating and molding of the P.C. board	<p>1) When the P.C. board is coated, please verify the quality influence on the product.</p> <p>2) Please verify carefully that there is no harmful decomposing or reaction gas emission during curing which may damage the chip capacitor.</p> <p>3) Please verify the curing temperature.</p>
8	<p>Handling after chip mounted</p> <p>⚠ Caution</p>	<p>1) Please pay attention not to bend or distort the P.C. board after soldering in handling otherwise the chip capacitor may crack.</p> <div style="text-align: center;">  </div>

No.	Process	Condition						
		<p>2) When functional check of the P.C. board is performed, check pin pressure tends to be adjusted higher for fear of loose contact. But if the pressure is excessive and bend the P.C. Board, it may crack the chip capacitor or peel the terminations off. Please adjust the check pins not to bend the P.C. Board.</p> <table border="1" data-bbox="472 387 1469 786"> <thead> <tr> <th data-bbox="472 387 628 443">Item</th> <th data-bbox="628 387 1050 443">Not recommended</th> <th data-bbox="1050 387 1469 443">Recommended</th> </tr> </thead> <tbody> <tr> <td data-bbox="472 443 628 786">Board bending</td> <td data-bbox="628 443 1050 786">  </td> <td data-bbox="1050 443 1469 786">  </td> </tr> </tbody> </table>	Item	Not recommended	Recommended	Board bending		
Item	Not recommended	Recommended						
Board bending								
9	Handling of loose chip capacitor	<p>1) If dropped the chip capacitor may crack. Once dropped do not use it. Especially, the large case sized chip capacitor is tendency to have cracks easily, so please handle with care.</p>  <p>2) Piling the P.C. board after mounting for storage or handling, the corner of the P.C. Board may hit the chip capacitor of another board to cause crack.</p> 						

No.	Process	Condition
10	Capacitance aging	The capacitors (Class 2) have aging in the capacitance. They may not be used in precision time constant circuit. In case of the time constant circuit, the evaluation should be done well.
11	Estimated life and estimated failure rate of capacitors	<p>As per the estimated life and the estimated failure rate depend on the temperature and the voltage. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 (Informative) Calculation of the estimated lifetime and the estimated failure rate (Voltage acceleration coefficient : 3 multiplication rule, Temperature acceleration coefficient : 10°C rule)</p> <p>The failure rate can be decreased by reducing the temperature and the voltage but they will not be guaranteed.</p>
12	<p>Others</p> <p> Caution</p>	<p>The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal operation and use condition.</p> <p>The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that we are not responsible for any damage or liability caused by use of the products in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet. If you intend to use the products in the applications listed below or if you have special requirements exceeding the range or conditions set forth in this specification, please contact us.</p> <p>(1) Aerospace/Aviation equipment (2) Transportation equipment (cars, electric trains, ships, etc.) (3) Medical equipment (4) Power-generation control equipment (5) Atomic energy-related equipment (6) Seabed equipment (7) Transportation control equipment (8) Public information-processing equipment (9) Military equipment (10) Electric heating apparatus, burning equipment (11) Disaster prevention/crime prevention equipment (12) Safety equipment (13) Other applications that are not considered general-purpose applications</p> <p>When designing your equipment even for general-purpose applications, you are kindly requested to take into consideration securing protection circuit/device or providing backup circuits in your equipment.</p>

11. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

- 1) Inspection No.
- 2) TDK P/N
- 3) Customer's P/N
- 4) Quantity

*Composition of Inspection No.

Example M 2 A - 00 - 000
 (a) (b) (c) (d) (e)

- a) Line code
- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

12. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging: 1,000pcs.


13. TAPE PACKAGING SPECIFICATION

1. CONSTRUCTION AND DIMENSION OF TAPING

1-1. Dimensions of carrier tape

Dimensions of plastic tape shall be according to Appendix 3.

1-2. Trailer and leader of carrier tape




1-3. Dimensions of taping reel

Dimensions of 178mm diameter reel shall be according to Appendix 4.

Dimensions of 330mm diameter reel shall be according to Appendix 5.

1-4. Structure of taping




2. CHIP QUANTITY

Type	Taping Material	Chip quantity (pcs.)	
		Ø178mm reel	Ø330mm reel
CLLC1A (CC0603)	Plastic	4,000	10,000
CLLE1A (CC0805)	Plastic	4,000	10,000
CLLG1A (CC0805)	Plastic	4,000	10,000

3. PERFORMANCE SPECIFICATIONS

3-1. Peel back strength (top cover tape)

0.05-0.7N. (See the following figure.)



3-2. Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.


3-3. The number of components missing shall be less than 0.1%

3-4. Components shall not stick to top cover tape.

3-5. The top cover tape shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.

Appendix 3

Plastic tape




(Unit: mm)

Symbol Type	A	B	C	D	E	F
CLLC1A	1.1 ± 0.2	1.9 ± 0.2	8.0 ± 0.3	3.5 ± 0.05	1.75 ± 0.1	4.0 ± 0.1
CLLE1A	1.5 ± 0.2	2.3 ± 0.2				
CLLG1A	1.9 ± 0.2	3.5 ± 0.2				

Symbol Type	G	H	J	K	t	Q
CLLC1A	2.0 ± 0.05	4.0 ± 0.1	$\varnothing 1.5 \begin{smallmatrix} +0.1 \\ 0 \end{smallmatrix}$	2.5 max.	0.3 max.	$\varnothing 0.5$ min.
CLLE1A						
CLLG1A						

Appendix 4

Reel material: Polystyrene




(Unit: mm)

Symbol	A	B	C	D	E	W1
Dimension	$\text{Ø}178 \pm 2.0$	$\text{Ø}60 \pm 2.0$	$\text{Ø}13 \pm 0.5$	$\text{Ø}21 \pm 0.8$	2.0 ± 0.5	9.0 ± 0.3
Symbol	W2	r				
Dimension	13.0 ± 1.4	1.0				

Appendix 5

Reel material: Polystyrene



(Unit: mm)

Symbol	A	B	C	D	E	W
Dimension	$\text{Ø}382 \text{ max.}$ (Nominal $\text{Ø}330$)	$\text{Ø}50 \text{ min.}$	$\text{Ø}13 \pm 0.5$	$\text{Ø}21 \pm 0.8$	2.0 ± 0.5	10.0 ± 1.5
Symbol	t	r				
Dimension	2.0 ± 0.5	1.0				