

# EMIF02-MIC03C2

## 2 line EMI filter and ESD protection

## Main product characteristics

Where EMI filtering in ESD sensitive equipment is required:

- Mobile phones and communication systems
- Computers and printers and MCU Boards


## **Description**

The EMIF02-MIC03C2 is a highly integrated device designed to suppress EMI/RFI noise in all systems subjected to electromagnetic interference. The Flip-Chip packaging means the package size is equal to the die size.


This filter includes ESD protection circuitry, which prevents damage to the application when it is subjected to ESD surges up to 15 kV.

### **Benefits**

- EMI symmetrical (I/O) low-pass filter
- High efficiency EMI filter (-35 dB @ 900 MHz)
- Very low PCB space consumption: 1.07 mm x 1.47 r.m
- Very thin package: 0.695 mm
- Coating resin on back side and lead free backage
- ► High efficiency in SD suppression
- High reliability offered by monolithic integration
- High reduction of parasitic elements through integration and wafer level packaging.



### Pin configuration (Bump side)



## Complies with following standards:

IEC 61000-4-2

level 4 input pins 15 kV (air discharge)

8 kV (contact discharge

level 1 output pins 2 kV (air discharge)

2 kV (contact discharge

MIL STD 883G - Method 3015-7 Class 3

**Characteristics** EMIF02-MIC03C2

#### **Characteristics** 1

Figure 1. Basic cell configuration




Table 1. **Absolute ratings (limiting values)** 

Symbol	Parameter	Vai le	Unit
T <sub>j</sub>	Maximum junction temperature	125	°C
T <sub>op</sub>	Operating temperature range	-40 to +85	°C
T <sub>stg</sub>	Storage temperature range	-55 to +150	°C


Electrical characteristies (7 a 10 = 25° C) Table 2.

	Symbol		Parameters	6/6			1	
	$V_{BR}$	Break	down volta(ie	IPP IPP				
	I <sub>RM</sub>	Leaka	age current 3 v <sub>RM</sub>					
	V <sub>RM</sub>	Stanc	·oti vultage	IR I				
	V <sub>CL</sub>	Clam	oing voltage	VCL VB	r Vrm Irm	IRM VRM VBI	V V	
	Dynamic impedance					IR		
7/6	I <sub>PP</sub>	Peak	pulse current					
R <sub>I/O</sub>		Series resistance between input and output		1 <i> </i> -		IPР		
Ob	C <sub>line</sub>	Input	capacitance per line					
16				'			Ī	
601	Symb	ol	Test conditions	Min	Тур	Max	Unit	
000	V <sub>BR</sub>	l	I <sub>R</sub> = 1 mA	6	8		V	
	I <sub>RM</sub>		V <sub>RM</sub> = 3 V per line			500	nA	
	-							

Symbol	Test conditions	Min	Тур	Max	Unit
V <sub>BR</sub>	I <sub>R</sub> = 1 mA	6	8		V
I <sub>RM</sub>	V <sub>RM</sub> = 3 V per line			500	nA
R <sub>I/O</sub>	Tolerance		68		Ω
C <sub>line</sub>	V <sub>R</sub> = 0 V		100		pF

EMIF02-MIC03C2 Characteristics

Figure 2. S21 (dB) attenuation measurement Figure 3. Analog crosstalk measurement







Figure 4. ESD response to IEC 61000-4-2 (+15 kV air discharge) on one input V<sub>in</sub> and one output V<sub>out</sub>

Figure 5. ESD response to IEC 61เวิบ-4-2 (- 15 kV air discharge) วา one input V<sub>in</sub> and one งนะอนt V<sub>out</sub>







Figure 6. Line capacitar ct versus applied voltage



Characteristics EMIF02-MIC03C2

Figure 7. Aplac model





Figure 8. Aplac parameters

			100	0,000
	Model D1	Model D3	SQ 16 nolvi	aplacvar Rmic 68
	CJO=Cdiode1	CJO=Cdiode3	CIC=Cdiode2	aplacvar Lmic 10p
	BV=7	BV=7	BV=7	aplacvar Cdiode1 100pF
	IBV=1u	IE'V-tu	IBV=1u	aplacvar Cdiode2 3.6pF
	IKF=1000	1.1.	IKF=1000	aplacvar Cdiode3 1.17nF
	IS=10ì	IS=10f	IS=10f	aplacvar Lbump 50pH
	400,=USI	ISR=100p	ISR=100p	aplacvar Rbump 20m
0	N=1	N=1	N=1	aplacvar Rsub 0.5m
	M=0.3333	M=0.3333	M=0.3333	aplacvar Rgnd 10m
A C	RS=0.7	RS=0.12	RS=0.3	aplacvar Lgnd 50pH
	VJ=0.6	VJ=0.6	VJ=0.6	aplacvar Cgnd 0.15pF
60,	TT=50n	TT=50n	TT=50n	aplacvar Lsub 10pH
0, 40,				
18				
203				
( )6				


4/7

#### **Ordering information scheme** 2




#### **Package information** 3

**Flip-Chip Dimensions** Figure 9.



Marking

Figure 11. Footprint recommendation






Figure 12. Flip-Chip tape and reel specification

In order to meet environmental requirements, ST offers those devices in ECOPACK® packages. These packages have a lead-free second evel interconnect. The category of second level interconnect is marked on the inflet box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an GT trademark. ECOPACK specifications are available at: www.st.com.

# 4 Ordering information

Gridering code	Marking	Package	Weight	Base qty	Delivery mode
EMIF02-MIC03C2	FW	Flip-Chip	2.3 mg	5000	7" Tape and reel

# 5 Revision history

Date	Revision	Changes
28-Nov-2006	1	Initial release.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidia rics (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and servines described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property 'ig 't's 's granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warrancy covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rain.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF CANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VINING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OF WANDANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROFINITY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE VISED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST | roducts with provisions different from the statements and/or technical features set forth in this document shall immediately void any warran'ty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577