56853

Data Sheet *Technical Data*

56800E 16-bit Digital Signal Controllers


DSP56853 Rev. 6 01/2007



56853 General Description

- · 120 MIPS at 120MHz
- 12K x 16-bit Program SRAM
- 4K x 16-bit Data SRAM
- 1K x 16-bit Boot ROM
- Access up to 2M words of program memory or 8M of data memory
- Chip Select Logic for glue-less interface to ROM and SRAM
- Six (6) independent channels of DMA
- Enhanced Synchronous Serial Interfaces (ESSI)
- Two (2) Serial Communication Interfaces (SCI)

- Serial Port Interface (SPI)
- 8-bit Parallel Host Interface
- General Purpose 16-bit Quad Timer
- JTAG/Enhanced On-Chip Emulation (OnCETM) for unobtrusive, real-time debugging
- Computer Operating Properly (COP)/Watchdog Timer
- Time-of-Day (TOD)
- · 128 LQFP package
- Up to 41 GPIO



56853 Block Diagram

Part 1 Overview

1.1 56853 Features

1.1.1 Core

- Efficient 16-bit engine with dual Harvard architecture
- 120 Million Instructions Per Second (MIPS) at 120MHz core frequency
- Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC)
- Four (4) 36-bit accumulators including extension bits
- 16-bit bidirectional shifter
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- Three (3) internal address buses and one (1) external address bus
- Four (4) internal data buses and one (1) external data bus
- Instruction set supports both DSP and controller functions
- Four (4) hardware interrupt levels
- Five (5) software interrupt levels
- Controller-style addressing modes and instructions for compact code
- Efficient C Compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- JTAG/Enhanced OnCE debug programming interface

1.1.2 Memory

- Harvard architecture permits up to three (3) simultaneous accesses to program and data memory
- On-Chip Memory
 - 12K × 16-bit Program SRAM
 - 4K × 16-bit Data SRAM
 - $-1K \times 16$ -bit Boot ROM
- Off-Chip Memory Expansion (EMI)
 - Access up to 2M words of program memory or 8M data memory
 - Chip Select Logic for glue-less interface to ROM and SRAM

1.1.3 Peripheral Circuits for 56853

- General Purpose 16-bit Quad Timer*
- Two (2) Serial Communication Interfaces (SCI)*
- Serial Peripheral Interface (SPI) Port*
- Enhanced Synchronous Serial Interface (ESSI) modules*
- Computer Operating Properly (COP)

- Watchdog Timer
- JTAG/Enhanced On-Chip Emulation (OnCE) for unobtrusive, real-time debugging
- Six (6) independent channels of DMA
- 8-bit Parallel Host Interface*
- Time-of-Day (TOD)
- 128 LQFP package
- Up to 41 GPIO
- * Each peripheral I/O can be used alternately as a General Purpose I/O if not needed

1.1.4 Energy Information

- Fabricated in high-density CMOS with 3.3V, TTL-compatible digital inputs
- Wait and Stop modes available

1.2 56853 Description

The 56853 is a member of the 56800E core-based family of controllers. It combines, on a single chip, the processing power of a Digital Signal Processor (DSP) and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost, configuration flexibility, and compact program code, the 56853 is well-suited for many applications. The 56853 includes many peripherals that are especially useful for low-end Internet applications and low-end client applications such as telephony; portable devices; Internet audio and point-of-sale systems, such as noise suppression; ID tag readers; sonic/subsonic detectors; security access devices; remote metering; sonic alarms.

The 56800E core is based on a Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The microprocessor-style programming model and optimized instruction set allow straightforward generation of efficient, compact DSP and control code. The instruction set is also highly efficient for C Compilers, enabling rapid development of optimized control applications.

The 56853 supports program execution from either internal or external memories. Two data operands can be accessed from the on-chip Data RAM per instruction cycle. The 56853 also provides two external dedicated interrupt lines, and up to 41 General Purpose Input/Output (GPIO) lines, depending on peripheral configuration.

The 56853 controller includes 12K words of Program RAM, 4K words of Data RAM, and 1K words of Boot ROM. It also supports program execution from external memory. The 56800 core can access two data operands from the on-chip Data RAM per instruction cycle.

This controller also provides a full set of standard programmable peripherals that include an 8-bit parallel Host Interface, Enhanced Synchronous Serial Interface (ESSI), one Serial Peripheral Interface (SPI), the option to select a second SPI or two Serial Communications Interfaces (SCIs), and Quad Timer. The Host Interface, ESSI, SPI, SCI, four chip selects and quad timer can be used as General Purpose Input/Outputs (GPIOs) if its primary function is not required.

1.3 State of the Art Development Environment

- Processor ExpertTM (PE) provides a Rapid Application Design (RAD) tool that combines easy-to-use
 component-based software application creation with an expert knowledge system.
- The Code Warrior Integrated Development Environment is a sophisticated tool for code navigation, compiling, and debugging. A complete set of evaluation modules (EVMs) and development system cards will support concurrent engineering. Together, PE, Code Warrior and EVMs create a complete, scalable tools solution for easy, fast, and efficient development.

1.4 Product Documentation

6

The four documents listed in **Table 1-1** are required for a complete description of and proper design with the 56853. Documentation is available from local Freescale distributors, Freescale Semiconductor sales offices, Freescale Literature Distribution Centers, or online at **www.freescale.com**.

Table 1-1 56853 Chip Documentation

Topic	Description	Order Number
DSP56800E Reference Manual	Detailed description of the 56800E architecture, 16-bit controller core processor and the instruction set	DSP56800ERM
DSP56853 User's Manual	Detailed description of memory, peripherals, and interfaces of the 56853	DSP5685xUM
DSP56853 Technical Data Sheet	Electrical and timing specifications, pin descriptions, and package descriptions	DSP56853
DSP56853 Errata	Details any chip issues that might be present	DSP56853E

56853 Technical Data, Rev. 6

1.5 Data Sheet Conventions

This data sheet uses the following conventions:

OVERBAR	This is used to indicate a signal that is active when pulled low. For example, the RESET pin is
	antice whom leve

active when low.

"asserted" A high true (active high) signal is high or a low true (active low) signal is low.

"deasserted" A high true (active high) signal is low or a low true (active low) signal is high.

Examples:	Signal/Symbol	Logic State	Signal State	Voltage ¹
	PIN	True	Asserted	V_{IL}/V_{OL}
	PIN	False	Deasserted	V_{IH}/V_{OH}
	PIN	True	Asserted	V_{IH}/V_{OH}
	PIN	False	Deasserted	V_{IL}/V_{OL}

^{1.} Values for VIL, VOL, VIH, and VOH are defined by individual product specifications.

Part 2 Signal/Connection Descriptions

2.1 Introduction

The input and output signals of the 56853 are organized into functional groups, as shown in **Table 2-1** and as illustrated in **Figure 2-1**. In **Table 3-1** each table row describes the package pin and the signal or signals present.

Table 2-1 56853 Functional Group Pin Allocations

Functional Group	Number of Pins
Power (V _{DD,} V _{DDIO, or} V _{DDA})	(6, 11, 1) ¹
Ground (V _{SS,} V _{SSIO,} or V _{SSA})	(6, 10, 1) ¹
PLL and Clock	3
External Bus Signals	39
External Chip Select*	4
Interrupt and Program Control	7 ²
Host Interface (HI)*	16 ³
Enhanced Synchronous Serial Interface (ESSI0) Port*	6
Serial Communications Interface (SCI0) Ports*	2
Serial Communications Interface (SCI1) Ports*	2
Serial Peripheral Interface (SPI) Port*	4
Quad Timer Module Port*	4
JTAG/Enhanced On-Chip Emulation (EOnCE)	6

^{*}Alternately, GPIO pins

 $^{1.\} V_{DD} = V_{DD\ CORE,}\ V_{SS} = V_{SS\ CORE,}\ V_{DDIO} = V_{DD\ IO,}\ V_{SSIO} = V_{SS\ IO,}\ V_{DDA} = V_{DD\ ANA,}\ V_{SSA} = V_{SS\ ANA}$

^{2.} MODA, MODB and MODC can be used as GPIO after the bootstrap process has completed.

^{3.} The following Host Interface signals are multiplexed: HRWB to HRD, HDS to HWR, HREQ to HTRQ and HACK to HRRQ.




Figure 2-1 56853 Signals Identified by Functional Group²

- 1. Specifically for PLL, OSC, and POR.
- 2. Alternate pin functions are shown in parentheses.

Part 3 Signals and Package Information

All digital inputs have a weak internal pull-up circuit associated with them. These pull-up circuits are enabled by default. Exceptions:

- 1. When a pin has GPIO functionality, the pull-up may be disabled under software control.
- 2. MODE A, MODE B and MODE C pins have no pull-up.
- 3. TCK has a weak pull-down circuit always active.
- 4. Bidirectional I/O pullups automatically disable when the output is enabled.

This table is presented consistently with the Signals Identified by Functional Group figure.

- 1. **BOLD** entries in the *Type* column represents the state of the pin just out of reset.
- 2. Output(Z) means an output in a High-Z condition

Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP

Pin No.	Signal Name	Туре	Description	
13	V_{DD}	V_{DD}	Power (V _{DD})—These pins provide power to the internal structures of	
47	V _{DD}		the chip, and should all be attached to $V_{\text{DD.}}$	
64	V _{DD}			
79	V_{DD}			
80	V _{DD}			
112	V _{DD}			
14	V_{SS}	V _{SS}	Ground (V _{SS})—These pins provide grounding for the internal	
48	V_{SS}		structures of the chip and should all be attached to V _{SS} .	structures of the chip and should all be attached to V _{SS} .
63	V_{SS}			
81	V _{SS}			
96	V _{SS}			
113	V _{SS}			

Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP (Continued)

Pin No.	Signal Name	Туре	Description
5	$V_{\rm DDIO}$	$V_{\rm DDIO}$	Power (V _{DDIO})—These pins provide power for all I/O and ESD
18	V_{DDIO}		structures of the chip, and should all be attached to $V_{DDIO} \left(3.3 V \right)_{.}$
41	V_{DDIO}		
55	V_{DDIO}		
61	V_{DDIO}		
72	V_{DDIO}		
91	V_{DDIO}		
92	$V_{\rm DDIO}$		
100	V_{DDIO}		
114	V_{DDIO}		
124	V_{DDIO}		
6	V _{SSIO}	V _{SSIO}	Ground (V _{SSIO})—These pins provide grounding for all I/O and ESD
19	V _{SSIO}		structures of the chip and should all be attached to V_{SS} .
42	V _{SSIO}		
56	V _{SSIO}		
62	V _{SSIO}		
74	V _{SSIO}		
93	V _{SSIO}		
102	V _{SSIO}		
115	V _{SSIO}		
125	V _{SSIO}		
22	V_{DDA}	V_{DDA}	Analog Power (V _{DDA})—These pins supply an analog power source.
23	V _{SSA}	V _{SSA}	Analog Ground (V _{SSA})—This pin supplies an analog ground.

Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP (Continued)

Pin No.	Signal Name	Туре	Description
9	A0	Output(Z)	Address Bus (A0-A20)—These signals specify a word address for
10	A1		external program or data memory access.
11	A2		
12	A3		
26	A4		
27	A5		
28	A6		
29	A7		
43	A8		
44	A9		
45	A10		
46	A11		
57	A12		
58	A13		
59	A14		
60	A15		
67	A16		
68	A17		
69	A18		
70	A19		
71	A20		

Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP (Continued)

Pin No.	Signal Name	Туре	Description
73	D0	Input/Output(Z)	Data Bus (D0-D15)—These pins provide the bidirectional data for
86	D1		external program or data memory accesses.
87	D2		
88	D3		
89	D4		
90	D5		
107	D6		
108	D7		
109	D8		
110	D9		
111	D10		
122	D11		
123	D12		
126	D13		
127	D14		
128	D15		
7	RD	Output	Read Enable (RD) —is asserted during external memory read cycles.
			This signal is pulled high during reset.
8	WR	Output	Write Enable (WR)— is asserted during external memory write cycles.
			This signal is pulled high during reset.
75	CS0	Output	External Chip Select (CS0)—This pin is used as a dedicated GPIO.
	GPIOA0	Input/Output	Port A GPIO (0) —This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.
76	CS1	Output	External Chip Select (CS1)—This pin is used as a dedicated GPIO.
	GPIOA1	Input/Output	Port A GPIO (1) —This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.
77	CS2	Output	External Chip Select (CS2)—This pin is used as a dedicated GPIO.
	GPIOA2	Input/Output	Port A GPIO (2) —This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.
78	CS3	Output	External Chip Select (CS3)—This pin is used as a dedicated GPIO.
	GPIOA3	Input/Output	Port A GPIO (3)—This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.

Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP (Continued)

Pin No.	Signal Name	Туре	Description
30	HD0	Input	Host Address (HD0)—This input provides data selection for HI registers.
			This pin is disconnected internally during reset.
	GPIOB0	Input/Output	Port B GPIO (0) —This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.
31	HD1	Input	Host Address (HD1)—This input provides data selection for HI registers.
			This pin is disconnected internally during reset.
	GPIOB1	Input/Output	Port B GPIO (1) —This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.
32	HD2	Input	Host Address (HD2)—This input provides data selection for HI registers.
			This pin is disconnected internally during reset.
	GPIOB2	Input/Output	Port B GPIO (2) —This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.
36	HD3	Input	Host Address (HD3)—This input provides data selection for HI registers.
			This pin is disconnected internally during reset.
	GPIOB3	Input/Output	Port B GPIO (3) —This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.
37	HD4	Input	Host Address (HD4)—This input provides data selection for HI registers.
			This pin is disconnected internally during reset.
	GPIOB4	Input/Output	Port B GPIO (4) —This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.
38	HD5	Input	Host Address (HD5)—This input provides data selection for HI registers.
			This pin is disconnected internally during reset.
	GPIOB5	Input/Output	Port B GPIO (5) —This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.

Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP (Continued)

Pin No.	Signal Name	Туре	Description
39	HD6	Input	Host Address (HD6)—This input provides data selection for HI registers.
			This pin is disconnected internally during reset.
	GPIOB6	Input/Output	Port B GPIO (6)—This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.
40	HD7	Input	Host Address (HD7)—This input provides data selection for HI registers.
			This pin is disconnected internally during reset.
	GPIOB7	Input/Output	Port B GPIO (7) —This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.
82	HA0	Input	Host Address (HA0) —These inputs provide the address selection for HI registers.
			These pins are disconnected internally during reset.
	GPIOB8	Input/Output	Port B GPIO (8)—These pins are General Purpose I/O (GPIO) pins when not configured for host port usage.
83	HA1	Input	Host Address (HA0) —These inputs provide the address selection for HI registers.
			These pins are disconnected internally during reset.
	GPIOB9	Input/Output	Port B GPIO (9)—These pins are General Purpose I/O (GPIO) pins when not configured for host port usage.
84	HA2	Input	Host Address (HA0)—These inputs provide the address selection for HI registers.
			These pins are disconnected internally during reset.
	GPIOB10	Input/Output	Port B GPIO (10) —These pins are General Purpose I/O (GPIO) pins when not configured for host port usage.
85	HRWB	Input	Host Read/Write (HRWB)—When the HI08 is programmed to interface to a single-data-strobe host bus and the HI function is selected, this signal is the Read/Write input.
			These pins are disconnected internally.
	HRD	Input	Host Read Data (HRD)—This signal is the Read Data input when the HI08 is programmed to interface to a double-data-strobe host bus and the HI function is selected.
	GPIOB11	Input/Output	Port B GPIO (11)—This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.

Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP (Continued)

Pin No.	Signal Name	Туре	Description
103	HDS	Input	Host Data Strobe (HDS)—When the HI08 is programmed to interface to a single-data-strobe host bus and the HI function is selected, this input enables a data transfer on the HI when HCS is asserted.
			These pins are disconnected internally.
	HWR	Input	Host Write Enable (HWR)—This signal is the Write Data input when the HI08 is programmed to interface to a double-data-strobe host bus and the HI function is selected.
	GPIOB12	Input/Output	Port B GPIO (12)—This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.
104	HCS	Input	Host Chip Select (HCS)—This input is the chip select input for the Host Interface.
			These pins are disconnected internally.
	GPIOB13	Input/Output	Port B GPIO (13)—This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.
105	HREQ	Open Drain Output	Host Request (HREQ)—When the HI08 is programmed for HRMS=0 functionality (typically used on a single-data-strobe bus), this open drain output is used by the HI to request service from the host processor. The HREQ may be connected to an interrupt request pin of a host processor, a transfer request of a DMA controller, or a control input of external circuitry.
			These pins are disconnected internally.
	HTRQ	Open Drain Output	Transmit Host Request (HTRQ)—This signal is the Transmit Host Request output when the HI08 is programmed for HRMS=1 functionality and is typically used on a double-data-strobe bus.
	GPIOB14	Input/Output	Port B GPIO (14)—This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.

Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP (Continued)

Pin No.	Signal Name	Туре	Description			
106	HACK	Input	Host Acknowledge (HACK)—When the HI08 is programmed for HRMS=0 functionality (typically used on a single-data-strobe bus), this input has two functions: (1) provide a Host Acknowledge signal for DMA transfers or (2) to control handshaking and provide a Host Interrupt Acknowledge compatible with the MC68000 family processors.			
			These pins are disconnected internally.			
	HRRQ	Open Drain Output	Receive Host Request (HRRQ)—This signal is the Receive Host Request output when the HI08 is programmed for HRMS=1 functionality and is typically used on a double-data-strobe bus.			
	GPIOB15	Input/Output	Port B GPIO(15)—This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage.			
101	TIO0	Input/Output	Timer Input/Outputs (TIO0)—This pin can be independently configured to be either a timer input source or an output flag.			
	GPIOG0	Input/Output	Port G GPIOG0 —This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as an input or output pin.			
99	TIO1	Input/Output	Timer Input/Outputs (TIO1) —This pin can be independently configured to be either a timer input source or an output flag.			
	GPIOG1	Input/Output	Port G GPIO (1)—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as an input or output pin.			
98	TIO2	Input/Output	Timer Input/Outputs (TIO2)—This pin can be independently configured to be either a timer input source or an output flag.			
	GPIOG2	Input/Output	Port G GPIO (2)—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as an input or output pin.			
97	TIO3	Input/Output	Timer Input/Outputs (TIO3)—This pin can be independently configured to be either a timer input source or an output flag.			
	GPIOG3	Input/Output	Port G GPIO (3)—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as an input or output pin.			
20	ĪRQĀ	Input	External Interrupt Request A and B—The IRQA and IRQB inputs			
21	ĪRQB		are asynchronous external interrupt requests that indicate that an external device is requesting service. A Schmitt trigger input is used for noise immunity. They can be programmed to be level-sensitive or negative-edge- triggered. If level-sensitive triggering is selected, an external pull-up resistor is required for Wired-OR operation.			
15	MODA	Input	Mode Select (MODA) —During the bootstrap process MODA selects one of the eight bootstrap modes.			
	GPIOH0	Input/Output	Port H GPIO (0) —This pin is a General Purpose I/O (GPIO) pin after the bootstrap process has completed.			

Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP (Continued)

Pin No.	Signal Name	Туре	Description			
16	MODB	Input	Mode Select (MODB)—During the bootstrap process MODB selects one of the eight bootstrap modes.			
	GPIOH1	Input/Output	Port H GPIO (1) —This pin is a General Purpose I/O (GPIO) pin after the bootstrap process has completed.			
17	MODC	Input	Mode Select (MODC) —During the bootstrap process MODC selects one of the eight bootstrap modes.			
	GPIOH2	Input/Output	Port H GPIO (2)—This pin is a General Purpose I/O (GPIO) pin after the bootstrap process has completed.			
35	RESET	Input	Reset (RESET)—This input is a direct hardware reset on the processor. When RESET is asserted low, the device is initialized an placed in the Reset state. A Schmitt trigger input is used for noise immunity. When the RESET pin is deasserted, the initial chip operating mode is latched from the MODA, MODB, and MODC pins. To ensure complete hardware reset, RESET and TRST should be asserted together. The only exception occurs in a debugging			
			environment when a hardware reset is required and it is necessary not to reset the JTAG/Enhanced OnCE module. In this case, asser RESET, but do not assert TRST.			
34	RSTO	Output	Reset Output (RSTO)—This output is asserted on any reset condition (external reset, low voltage, software or COP).			
65	RXD0	Input	Serial Receive Data 0 (RXD0)—This input receives byte-oriented serial data and transfers it to the SCI 0 receive shift register.			
	GPIOE0	Input/Output	Port E GPIO (0)—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.			
66	TXD0	Output(Z)	Serial Transmit Data 0 (TXD0)—This signal transmits data from the SCI 0 transmit data register.			
	GPIOE1	Input/Output	Port E GPIO (1)—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.			
94	RXD1	Input	Serial Receive Data 1 (RXD1)—This input receives byte-oriented serial data and transfers it to the SCI 1 receive shift register.			
	GPIOE2	Input/Output	Port E GPIO (2)—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.			
95	TXD1	Output(Z)	Serial Transmit Data 1 (TXD1)—This signal transmits data from the SCI 1 transmit data register.			
	GPIOE3	Input/Output	Port E GPIO (3)—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.			

Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP (Continued)

Pin No.	Signal Name	Туре	Description			
116	STD0	Output	ESSI Transmit Data (STD0) —This output pin transmits serial data from the ESSI Transmitter Shift Register.			
	GPIOC0	Input/Output	from the ESSI Transmitter Shift Register. Port C GPIO (0)—This pin is a General Purpose I/O (GPIO) pin of the ESSI is not in use. ESSI Receive Data (SRD0)—This input pin receives serial data transfers the data to the ESSI Receive Shift Register. Port C GPIO (1)—This pin is a General Purpose I/O (GPIO) pin of the ESSI is not in use. ESSI Serial Clock (SCK0)—This bidirectional pin provides the solit rate clock for the transmit section of the ESSI. The clock signal be continuous or gated and can be used by both the transmitter receiver in synchronous mode. Port C GPIO (2)—This pin is a General Purpose I/O (GPIO) pin of the ESSI is not in use. ESSI Serial Control Pin 0 (SC00)—The function of this pin is determined by the selection of either synchronous or asynchronous mode, this pin is used either for transmitter1 output or for serial I/O flag 0. Port C GPIO (3)—This pin is a General Purpose I/O (GPIO) pin of the ESSI is not in use. ESSI Serial Control Pin 1 (SC01)—The function of this pin is determined by the selection of either synchronous or asynchronous the ESSI is not in use.			
117	SRD0	Input	ESSI Receive Data (SRD0) —This input pin receives serial data and transfers the data to the ESSI Receive Shift Register.			
	GPIOC1	Input/Output	Port C GPIO (1)—This pin is a General Purpose I/O (GPIO) pin when the ESSI is not in use.			
118	SCK0	Input/Output	ESSI Serial Clock (SCK0) —This bidirectional pin provides the seri bit rate clock for the transmit section of the ESSI. The clock signal cabe continuous or gated and can be used by both the transmitter and receiver in synchronous mode.			
	GPIOC2	Input/Output	Port C GPIO (2)—This pin is a General Purpose I/O (GPIO) pin when the ESSI is not in use.			
119	SC00	Input/Output	determined by the selection of either synchronous or asynchronous mode. For asynchronous mode, this pin will be used for the receive clock I/O. For synchronous mode, this pin is used either for			
	GPIOC3	Input/Output	Port C GPIO (3)—This pin is a General Purpose I/O (GPIO) pin when the ESSI is not in use.			
120	SC01	Input/Output	ESSI Serial Control Pin 1 (SC01) —The function of this pin is determined by the selection of either synchronous or asynchronous mode. For asynchronous mode, this pin is the receiver frame sync I/O. For synchronous mode, this pin is used either for transmitter2 output or for serial I/O flag 1.			
	GPIOC4	Input/Output	Port C GPIO (4)—This pin is a General Purpose I/O (GPIO) pin when the ESSI is not in use.			
121	SC02	Input/Output	ESSI Serial Control Pin 2 (SC02) —This pin is used for frame sync I/O. SC02 is the frame sync for both the transmitter and receiver in synchronous mode and for the transmitter only in asynchronous mode. When configured as an output, this pin is the internally generated frame sync signal. When configured as an input, this pin receives an external frame sync signal for the transmitter (and the receiver in synchronous operation).			
	GPIOC5	Input /Output	Port C GPIO (5)—This pin is a General Purpose I/O (GPIO) pin when the ESSI is not in use.			

Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP (Continued)

Pin No.	Signal Name	Туре	Description			
1	MISO	Input/Output	SPI Master In/Slave Out (MISO)—This serial data pin is an input to a master device and an output from a slave device. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected. The driver on this pin can be configured as an open-drain driver by the SPI's Wired-OR mode (WOM) bit when this pin is configured for SPI operation.			
	GPIOF0	Input/Output	Port F GPIO (0)—This pin is a General Purpose I/O (GPIO) pin that can be individually programmed as input or output pin.			
2	MOSI	Input/Output (Z)	SPI Master Out/Slave In (MOSI)—This serial data pin is an outp from a master device and an input to a slave device. The master device places data on the MOSI line a half-cycle before the clock edge that the slave device uses to latch the data. The driver on the pin can be configured as an open-drain driver by the SPI's WOM when this pin is configured for SPI operation.			
	GPIOF1	Input/Output	Port F GPIO (1)—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.			
3	SCK	Input/Output	SPI Serial Clock (SCK)—This bidirectional pin provides a serial bit rate clock for the SPI. This gated clock signal is an input to a slave device and is generated as an output by a master device. Slave devices ignore the SCK signal unless the \$\overline{SS}\$ pin is active low. In both master and slave SPI devices, data is shifted on one edge of the SCK signal and is sampled on the opposite edge, where data is stable. The driver on this pin can be configured as an open-drain driver by the SPI's WOM bit when this pin is configured for SPI operation. When using Wired-OR mode, the user must provide an external pull-up device.			
	GPIOF2	Input/Output	Port F GPIO (2)—This pin is a General Purpose I/O (GPIO) pin that can be individually programmed as input or output pin.			
4	SS	Input	SPI Slave Select (SS)—This input pin selects a slave device before a master device can exchange data with the slave device. SS must be low before data transactions and must stay low for the duration of the transaction. The SS line of the master must be held high.			
	GPIOF3	Input/Output	Port F GPIO (3)—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.			
24	XTAL	Input/ Output	Crystal Oscillator Output (XTAL) —This output connects the internal crystal oscillator output to an external crystal. If an external clock source other than a crystal oscillator is used, XTAL must be used as the input.			
25	EXTAL	Input	External Crystal Oscillator Input (EXTAL)—This input should be connected to an external crystal. If an external clock source other than a crystal oscillator is used, EXTAL must be tied off. See Section 4.5.2			
33	CLKO	Output	Clock Output (CLKO)—This pin outputs a buffered clock signal. When enabled, this signal is the system clock divided by four.			

Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP (Continued)

Pin No.	Signal Name	Туре	Description
54	TCK	Input	Test Clock Input (TCK) —This input pin provides a gated clock to synchronize the test logic and to shift serial data to the JTAG/Enhanced OnCE port. The pin is connected internally to a pull-down resistor.
52	TDI	Input	Test Data Input (TDI) —This input pin provides a serial input data stream to the JTAG/Enhanced OnCE port. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.
51	TDO	Output (Z)	Test Data Output (TDO) —This tri-statable output pin provides a serial output data stream from the JTAG/Enhanced OnCE port. It is driven in the Shift-IR and Shift-DR controller states, and changes on the falling edge of TCK.
53	TMS	Input	$\begin{tabular}{lll} \textbf{Test Mode Select Input (TMS)} & & \text{This input pin is used to sequence} \\ & \text{the JTAG TAP controller's state machine. It is sampled on the rising} \\ & \text{edge of TCK and has an on-chip pull-up resistor.} \\ & \textbf{Note:} & & \text{Always tie the TMS pin to V_{DD} through a 2.2K resistor.} \\ \end{tabular}$
50	TRST	Input	Test Reset (TRST)—As an input, a low signal on this pin provides a reset signal to the JTAG TAP controller. To ensure complete hardware reset, TRST should be asserted whenever RESET is asserted. The only exception occurs in a debugging environment, since the Enhanced OnCE/JTAG module is under the control of the debugger. In this case it is not necessary to assert TRST when asserting RESET. Outside of a debugging environment RESET should be permanently asserted by grounding the signal, thus disabling the Enhanced OnCE/JTAG module on the controller. Note: For normal operation, connect $\overline{\text{TRST}}$ directly to V_{SS} . If the design is to be used in a debugging environment, $\overline{\text{TRST}}$ may be tied to V_{SS} through a 1K resistor.
49	DE	Input/Output	Debug Event (DE)—This is an open-drain, bidirectional, active low signal. As an input, it is a means of entering debug mode of operation from an external command controller. As an output, it is a means of acknowledging that the chip has entered debug mode. This pin is connected internally to a weak pull-up resistor.

Part 4 Specifications

4.1 General Characteristics

The 56853 is fabricated in high-density CMOS with 5-volt tolerant TTL-compatible digital inputs. The term "5-volt tolerant" refers to the capability of an I/O pin, built on a 3.3V compatible process technology, to withstand a voltage up to 5.5V without damaging the device. Many systems have a mixture of devices designed for 3.3V and 5V power supplies. In such systems, a bus may carry both 3.3V and 5V-compatible I/O voltage levels (a standard 3.3V I/O is designed to receive a maximum voltage of $3.3V \pm 10\%$ during normal operation without causing damage). This 5V tolerant capability therefore offers the power savings of 3.3V I/O levels while being able to receive 5V levels without being damaged.

Absolute maximum ratings given in **Table 4-1** are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent damage to the device.

The 56853 DC/AC electrical specifications are preliminary and are from design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and device qualifications have been completed.

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Table 4-1 Absolute Maximum Ratings

Characteristic	Symbol	Min	Max	Unit
Supply voltage, core	V _{DD} ¹	V _{SS} – 0.3	V _{SS} + 2.0	V
Supply voltage, IO Supply voltage, analog	V _{DDIO} ² V _{DDIO} ²	$V_{SSIO} - 0.3$ $V_{SSA} - 0.3$	V _{SSIO} + 4.0 V _{DDA} + 4.0	V
Digital input voltages Analog input voltages (XTAL, EXTAL)	V _{IN} V _{INA}	$V_{SSIO} - 0.3$ $V_{SSA} - 0.3$	V _{SSIO} + 5.5 V _{DDA} + 0.3	V
Current drain per pin excluding V _{DD} , GND	I	_	8	mA
Junction temperature	T _J	-40	120	°C
Storage temperature range	T _{STG}	-55	150	°C

^{1.} V_{DD} must not exceed V_{DDIO}

Table 4-2 Recommended Operating Conditions

Characteristic	Symbol	Min	Max	Unit
Supply voltage for Logic Power	V _{DD}	1.62	1.98	V
Supply voltage for I/O Power	V _{DDIO}	3.0	3.6	V
Supply voltage for Analog Power	V_{DDA}	3.0	3.6	V
Ambient operating temperature	T _A	-40	85	°C
PLL clock frequency ¹	f _{pll}	_	240	MHz
Operating Frequency ²	f _{op}	_	120	MHz
Frequency of peripheral bus	f _{ipb}	_	60	MHz
Frequency of external clock	f _{clk}	_	240	MHz
Frequency of oscillator	f _{osc}	2	4	MHz
Frequency of clock via XTAL	f _{xtal}	_	240	MHz
Frequency of clock via EXTAL	f _{extal}	2	4	MHz

^{1.}Assumes clock source is direct clock to EXTAL or crystal oscillator running 2-4MHz. PLL must be enabled, locked, and selected. The actual frequency depends on the source clock frequency and programming of the CGM module.

^{2.} V_{DDIO} and V_{DDA} must not differ by more that 0.5V

2. Master clock is derived from on of the following four sources:

 $f_{clk} = f_{xtal}$ when the source clock is the direct clock to EXTAL

 $f_{clk} = f_{pll}$ when PLL is selected

 $\rm f_{clk}$ = $\rm f_{osc}$ when the source clock is the crystal oscillator and PLL is not selected

 $f_{clk} = f_{extal}$ when the source clock is the direct clock to EXTAL and PLL is not selected

Table 4-3 Thermal Characteristics¹

Characteristic		128-pin LQFP					
Characteristic	Symbol	Value	Unit				
Thermal resistance junction-to-ambient (estimated)	$\theta_{\sf JA}$	43.1	°C/W				
I/O pin power dissipation	P _{I/O}	User Determined	W				
Power dissipation	P _D	$P_D = (I_{DD} \times V_{DD}) + P_{I/O}$	W				
Maximum allowed P _D	P _{DMAX}	$(T_J - T_A) / R\theta_{JA}^2$	W				

^{1.} See Section 6.1 for more detail.

4.2 DC Electrical Characteristics

Table 4-4 DC Electrical Characteristics

 $Operating \ Conditions: \ V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, \ V_{DD} = 1.62 - 1.98 V, \ V_{DDIO} = V_{DDA} = 3.0 - 3.6 V, \ T_{A} = -40^{\circ} \ to \ +120^{\circ} C, \ C_{L} \leq 50 pF, \ f_{op} = 120 MHz$

Characteristic	Symbol	Min	Тур	Max	Unit
Input high voltage (XTAL/EXTAL)	V _{IHC}	V _{DDA} – 0.8	V_{DDA}	V _{DDA} + 0.3	V
Input low voltage (XTAL/EXTAL)	V _{ILC}	-0.3	_	0.5	V
Input high voltage	V _{IH}	2.0	_	5.5	V
Input low voltage	V _{IL}	-0.3	_	0.8	V
Input current low (pullups disabled)	I _{IL}	-1	_	1	μА
Input current high (pullups disabled)	I _{IH}	-1	_	1	μА
Output tri-state current low	I _{OZL}	-10	_	10	μА
Output tri-state current high	I _{OZH}	-10	_	10	μА
Output High Voltage	V _{OH}	V _{DDIO} – 0.7	_	_	V
Output Low Voltage	V _{OL}	_	_	0.4	V
Output High Current	I _{OH}	8	_	16	mA

^{2.} TJ = Junction Temperature TA = Ambient Temperature

Table 4-4 DC Electrical Characteristics (Continued)

 $Operating \ Conditions: V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, \ V_{DD} = 1.62 - 1.98 \\ V, \ V_{DDIO} = V_{DDA} = 3.0 - 3.6 \\ V, \ T_{A} = -40^{\circ} \ to \ +120^{\circ} \\ C, \ C_{L} \leq 50 \\ pF, \ f_{op} = 120 \\ MHz = 1.00 \\ MHz = 1.0$

Characteristic	Symbol	Min	Тур	Max	Unit
Output Low Current	I _{OL}	8	_	16	mA
Input capacitance	C _{IN}	_	8	_	pF
Output capacitance	C _{OUT}	_	12	_	pF
V _{DD} supply current (Core logic, memories, peripherals) Run ¹	I _{DD} ⁴	_	70	110	mA
Deep Stop ² Light Stop ³		_ _	0.05 5	10 14	mA mA
V _{DDIO} supply current (I/O circuity) Run ⁵ Deep Stop ²	I _{DDIO}	_	40 0	50 1.5	mA mA
V _{DDA} supply current (analog circuity) Deep Stop ²	I _{DDA}	_	60	120	μА
Low Voltage Interrupt ⁶	V _{EI}	_	2.5	2.85	V
Low Voltage Interrupt Recovery Hysteresis	V _{EIH}	_	50	_	mV
Power on Reset ⁷	POR	_	1.5	2.0	V

Note: Run (operating) I_{DD} measured using external square wave clock source ($f_{osc} = 4MHz$) into XTAL. All inputs 0.2V from rail; no DC loads; outputs unloaded. All ports configured as inputs; measured with all modules enabled. PLL set to 240MHz out.

- 1. Running Core, performing 50% NOP and 50% FIR. Clock at 120 MHz.
- 2. Deep Stop Mode Operation frequency = 4 MHz, PLL set to 4 MHz, crystal oscillator and time of day module operating.
- 3. Light Stop Mode Operation frequency = 120 MHz, PLL set to 240 MHz, crystal oscillator and time of day module operating.
- 4. I_{DD} includes current for core logic, internal memories, and all internal peripheral logic circuitry.
- 5. Running core and performing external memory access. Clock at 120 MHz.
- 6. When V_{DD} drops below V_{EI} max value, an interrupt is generated.
- 7. Power-on reset occurs whenever the digital supply drops below 1.8V. While power is ramping up, this signal remains active for as long as the internal 2.5V is below 1.8V no matter how long the ramp up rate is. The internally regulated voltage is typically 100 mV less than V_{DD} during ramp up until 2.5V is reached, at which time it self-regulates.





Figure 4-1 Maximum Run $I_{DDTOTAL}$ vs. Frequency (see Notes 1. and 5. in Table 4-4)

4.3 Supply Voltage Sequencing and Separation Cautions

Figure 4-2 shows two situations to avoid in sequencing the V_{DD} and V_{DDIO} , V_{DDA} supplies.



Notes: 1. V_{DD} rising before V_{DDIO}, V_{DDA}

2. V_{DDIO} , V_{DDA} rising much faster than V_{DD}

Figure 4-2 Supply Voltage Sequencing and Separation Cautions

 V_{DD} should not be allowed to rise early (1). This is usually avoided by running the regulator for the V_{DD} supply (1.8V) from the voltage generated by the 3.3V V_{DDIO} supply, see **Figure 4-3**. This keeps V_{DD} from rising faster than V_{DDIO} .

 V_{DD} should not rise so late that a large voltage difference is allowed between the two supplies (2). Typically this situation is avoided by using external discrete diodes in series between supplies, as shown in **Figure 4-3**. The series diodes forward bias when the difference between V_{DDIO} and V_{DD} reaches approximately 2.1, causing V_{DD} to rise as V_{DDIO} ramps up. When the V_{DD} regulator begins proper operation, the difference between supplies will typically be 0.8V and conduction through the diode chain reduces to essentially leakage current. During supply sequencing, the following general relationship should be adhered to:

 $V_{DDIO} \ge V_{DD} \ge (V_{DDIO} - 2.1V)$

In practice, V_{DDA} is typically connected directly to V_{DDIO} with some filtering.





Figure 4-3 Example Circuit to Control Supply Sequencing

4.4 AC Electrical Characteristics

Timing waveforms in Section 4.2 are tested with a $V_{\rm IL}$ maximum of 0.8 V and a $V_{\rm IH}$ minimum of 2.0 V for all pins except XTAL, which is tested using the input levels in Section 4.2. In Figure 4-4 the levels of $V_{\rm IH}$ and $V_{\rm IL}$ for an input signal are shown.



Note: The midpoint is $V_{IL} + (V_{IH} - V_{IL})/2$.

Figure 4-4 Input Signal Measurement References

Figure 4-5 shows the definitions of the following signal states:

- Active state, when a bus or signal is driven, and enters a low impedance state.
- Tri-stated, when a bus or signal is placed in a high impedance state.
- Data Valid state, when a signal level has reached V_{OL} or V_{OH}.
- Data Invalid state, when a signal level is in transition between V_{OL} and V_{OH}




Figure 4-5 Signal States

4.5 External Clock Operation

The 56853 system clock can be derived from a crystal or an external system clock signal. To generate a reference frequency using the internal oscillator, a reference crystal must be connected between the EXTAL and XTAL pins.

4.5.1 Crystal Oscillator

The internal oscillator is designed to interface with a parallel-resonant crystal resonator in the frequency range specified for the external crystal in **Table 4-6**. In **Figure 4-6** a typical crystal oscillator circuit is shown. Follow the crystal supplier's recommendations when selecting a crystal, because crystal parameters determine the component values required to provide maximum stability and reliable start-up. The crystal and associated components should be mounted as close as possible to the EXTAL and XTAL pins to minimize output distortion and start-up stabilization time.

Crystal Frequency = 2-4 MHz (optimized for 4MHz)




Figure 4-6 Crystal Oscillator

4.5.2 High Speed External Clock Source (> 4MHz)

The recommended method of connecting an external clock is given in **Figure 4-7.** The external clock source is connected to XTAL and the EXTAL pin is held at ground, V_{DDA} , or $V_{DDA}/2$. The TOD_SEL bit in CGM must be set to 0.




Figure 4-7 Connecting a High Speed External Clock Signal using XTAL

4.5.3 Low Speed External Clock Source (2-4MHz)

The recommended method of connecting an external clock is given in Figure 4-8. The external clock source is connected to XTAL and the EXTAL pin is held at $V_{DDA}/2$. The TOD_SEL bit in CGM must be set to 0.




Figure 4-8 Connecting a Low Speed External Clock Signal using XTAL

Table 4-5 External Clock Operation Timing Requirements⁴

 $Operating \ Conditions: \ V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, \ V_{DD} = 1.62 - 1.98 V, \ V_{DDIO} = V_{DDA} = 3.0 - 3.6 V, \ T_{A} = -40^{\circ} \ to \ +120^{\circ} C, \ C_{L} \leq 50 pF, \ f_{op} = 120 MHz$

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency of operation (external clock driver) ¹	f _{osc}	0	_	240	MHz
Clock Pulse Width ⁴	t _{PW}	6.25	_	_	ns
External clock input rise time ^{2, 4}	t _{rise}	_	_	TBD	ns
External clock input fall time ^{3, 4}	t _{fall}	_	_	TBD	ns

- 1. See Figure 4-7 for details on using the recommended connection of an external clock driver.
- 2. External clock input rise time is measured from 10% to 90%.
- 3. External clock input fall time is measured from 90% to 10%.
- 4. Parameters listed are guaranteed by design.




Figure 4-9 External Clock Timing

Table 4-6 PLL Timing

Operating Conditions: $V_{SS} = V_{SSIO} = V_{SSA} = 0 \text{ V}, V_{DD} = 1.62 - 1.98 \text{ V}, V_{DDIO} = V_{DDA} = 3.0 - 3.6 \text{ V}, T_A = -40^{\circ} \text{ to } +120^{\circ} \text{C}, C_L \leq 50 \text{pF}, f_{op} = 120 \text{MHz}$

Characteristic	Symbol	Min	Тур	Max	Unit
External reference crystal frequency for the PLL ¹	f _{osc}	2	4	4	MHz
PLL output frequency	f _{clk}	40	_	240	MHz
PLL stabilization time ²	t _{plls}	_	1	10	ms

^{1.} An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 4MHz input crystal.

4.6 External Memory Interface Timing

The External Memory Interface is designed to access static memory and peripheral devices. **Figure 4-10** shows sample timing and parameters that are detailed in **Table 4-7**.

The timing of each parameter consists of both a fixed delay portion and a clock related portion; as well as user controlled wait states. The equation:

$$t = D + P * (M + W)$$


should be used to determine the actual time of each parameter. The terms in the above equation are defined as:

- t parameter delay time
- D fixed portion of the delay, due to on-chip path delays.
- P the period of the system clock, which determines the execution rate of the part (i.e. when the device is operating at 120 MHz, P = 8.33 ns).
- M Fixed portion of a clock period inherent in the design. This number is adjusted to account for possible clock duty cycle derating.
- W the sum of the applicable wait state controls. See the "Wait State Controls" column of **Table 4-7** for the applicable controls for each parameter. See the EMI chapter of the 83x Peripheral Manual for details of what each wait state field controls.

Some of the parameters contain two sets of numbers. These parameters have two different paths and clock edges that must be considered. Check both sets of numbers and use the smaller result. The appropriate entry may change if the operating frequency of the part changes.

The timing of write cycles is different when WWS = 0 than when WWS > 0. Therefore, some parameters contain two sets of numbers to account for this difference. The "Wait States Configuration" column of **Table 4-7** should be used to make the appropriate selection.

^{2.} This is the minimum time required after the PLL setup is changed to ensure reliable operation.



Note: During read-modify-write instructions and internal instructions, the address lines do not change state.

Figure 4-10 External Memory Interface Timing

Table 4-7 External Memory Interface Timing

Operating Conditions: $V_{SS} = V_{SSIO} = V_{SSA} = 0 \text{ V}, V_{DD} = 1.62-1.98 \text{ V}, V_{DDIO} = V_{DDA} = 3.0-3.6 \text{ V}, T_A = -40 \times \text{ to } +120 \times \text{C}, C_L £ 50 \text{pF}, P = 8.333 \text{ns}$

Characteristic	Symbol	Wait States Configuration	D	М	Wait States Controls	Unit
Address Valid to WR Asserted	t _{AWR}	WWS=0	-0.79	0.50	WWSS	no
		WWS>0	-1.98	0.69	- VVVV33	ns
WR Width Asserted to WR	t	WWS=0	-0.86	0.19	wws	ns
Deasserted	t _{WR}	WWS>0	-0.01	0.00	7000	
Data Out Valid to WR Asserted		WWS=0	-1.52	0.00		
	t _{DWR}	WWS=0	- 5.69	0.25	wwss	ns
		WWS>0	-2.10	0.19	7 77773	
		WWS>0	-4.66	0.50		
Valid Data Out Hold Time after WR Deasserted	t _{DOH}		-1.47	0.25	WWSH	ns
Valid Data Out Set Up Time to WR Deasserted	t _{DOS}		-2.36	0.19	- WWS,WWSS	ns
			-4.67	0.50	- vvvv3,vvvv33	
Valid Address after WR Deasserted	t _{WAC}		-1.60	0.25	WWSH	

Table 4-7 External Memory Interface Timing (Continued)

Operating Conditions: $V_{SS} = V_{SSIO} = V_{SSA} = 0 \text{ V}, V_{DD} = 1.62-1.98 \text{ V}, V_{DDIO} = V_{DDA} = 3.0-3.6 \text{ V}, T_A = -40 \times \text{ to } +120 \times \text{C}, C_L £ 50 \text{pF}, P = 8.333 \text{ns}$

Characteristic	Symbol	Wait States Configuration	D	М	Wait States Controls	Unit
RD Deasserted to Address Invalid	t _{RDA}		- 0.44	0.00	RWSH	ns
Address Valid to RD Deasserted	t _{ARDD}		-2.07	1.00	RWSS,RWS	ns
Valid Input Data Hold after RD Deasserted	t _{DRD}		0.00	N/A ¹	_	ns
RD Assertion Width	t _{RD}		-1.34	1.00	RWS	ns
Address Valid to Input Data Valid	t _{AD}		-10.27	1.00		ns
			-13.5	1.19	RWSS,RWS	
Address Valid to RD Asserted	t _{ARDA}		- 0.94	0.00	RWSS	ns
RD Asserted to Input Data Valid	t _{RDD}		-9.53	1.00		ns
'			-12.64	1.19	RWSS,RWS	
WR Deasserted to RD Asserted	t _{WRRD}		-0.75	0.25	WWSH,RWSS	ns
RD Deasserted to RD Asserted	t _{RDRD}		-0.16 ²	0.00	RWSS,RWSH	ns
WR Deasserted to WR Asserted	t _{WRWR}	WWS=0	-0.44	0.75	WWSS, WWSH	ns
		WWS>0	-0.11	1.00	7 *************************************	113
RD Deasserted to WR Asserted	t _{RDWR}		0.14	0.50	MDAR, BMDAR,	ns
	אטטאל		-0.57	0.69	RWSH, WWSS	113

^{1.} N/A since device captures data before it deasserts $\overline{\text{RD}}$

4.7 Reset, Stop, Wait, Mode Select, and Interrupt Timing

Table 4-8 Reset, Stop, Wait, Mode Select, and Interrupt Timing^{1, 2}

 $Operating \ Conditions: \ V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, \ V_{DD} = 1.62 - 1.98 V, \ V_{DDIO} = V_{DDA} = 3.0 - 3.6 V, \ T_{A} = -40^{\circ} \ to \ +120^{\circ} C, \ C_{L} \leq 50 pF, \ f_{op} = 120 MHz$

Characteristic	Symbol	Min	Max	Unit	See Figure
RESET Assertion to Address, Data and Control Signals High Impedance	t _{RAZ}	_	11	ns	4-11
Minimum RESET Assertion Duration ³	t _{RA}	30	_	ns	4-11
RESET Deassertion to First External Address Output	t _{RDA}	_	120T	ns	4-11
Edge-sensitive Interrupt Request Width	t _{IRW}	1T + 3	_	ns	4-12

^{2.} If RWSS = RWSH = 0, RD does not deassert during back-to-back reads and D=0.00 should be used.

Table 4-8 Reset, Stop, Wait, Mode Select, and Interrupt Timing^{1, 2 (Continued)}

 $Operating \ Conditions: \ V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, \ V_{DD} = 1.62 - 1.98 \\ V, \ V_{DDIO} = V_{DDA} = 3.0 - 3.6 \\ V, \ T_{A} = -40^{\circ} \ to \ +120^{\circ} \\ C, \ C_{L} \leq 50 \\ pF, \ f_{op} = 120 \\ MHz = 1.02 - 1.98 \\$

Characteristic	Symbol	Min	Max	Unit	See Figure
IRQA, IRQB Assertion to External Data Memory Access Out Valid, caused by first instruction execution	t _{IDM}	18T	_	ns	4-13
in the interrupt service routine	t _{IDM -FAST}	14T	_		
IRQA, IRQB Assertion to General Purpose Output Valid, caused by first instruction execution in the	t _{IG}	18T		ns	4-13
interrupt service routine	t _{IG -FAST}	14T			
IRQA Low to First Valid Interrupt Vector Address Out recovery from Wait State ⁴	t _{IRI}	22T	_	ns	4-14
recovery from wait State	t _{IRI -FAST}	18T			
Delay from IRQA Assertion (exiting Stop) to External Data Memory ⁵	t _{IVV}	1.5T	_	ns	4-15
Delay from IRQA Assertion (exiting Wait) to External Data Memory	t _{IF}				4-15
Fast ⁶ Normal ⁷		18T 22ET	_ _	ns ns	
RSTO pulse width ⁸ normal operation internal reset mode	t _{RSTO}	128ET 8ET	_	_	4-16

- 1. In the formulas, T = clock cycle. For f_{op} = 120MHz operation and f_{ipb} = 60MHz, T = 8.33ns.
- 2. Parameters listed are guaranteed by design.
- 3. At reset, the PLL is disabled and bypassed. The part is then put into Run mode and t_{clk} assumes the period of the source clock, t_{xtal} , t_{extal} or t_{osc} .
- 4. The minimum is specified for the duration of an edge-sensitive IRQA interrupt required to recover from the Stop state. This is not the minimum required so that the IRQA interrupt is accepted.
- 5. The interrupt instruction fetch is visible on the pins only in Mode 3.
- 6. Fast stop mode

Fast stop recovery applies when external clocking is in use (direct clocking to XTAL) or when fast stop mode recovery is requested (OMR bit 6 is set to 1). In both cases the PLL and the master clock are unaffected by stop mode entry. Recovery takes one less cycle and t_{clk} will continue same value it had before stop mode was entered.

Normal stop mode:

As a power saving feature, normal stop mode disables and bypasses the PLL. Stop mode will then shut down the master clock, recovery will take an extra cycle (to restart the clock), and t_{clk} will resume at the input clock source rate.

8. ET = External Clock period, For an external crystal frequency of 8MHz, ET=125 ns.




Figure 4-11 Asynchronous Reset Timing




Figure 4-12 External Interrupt Timing (Negative-Edge-Sensitive)




Figure 4-13 External Level-Sensitive Interrupt Timing




Figure 4-14 Interrupt from Wait State Timing




Figure 4-15 Recovery from Stop State Using Asynchronous Interrupt Timing




Figure 4-16 Reset Output Timing

4.8 Host Interface Port

Table 4-9 Host Interface Port Timing¹

 $Operating \ Conditions: \ V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, \ V_{DD} = 1.62 - 1.98 V, \ V_{DDIO} = V_{DDA} = 3.0 - 3.6 V, \ T_A = -40^{\circ} \ to \ +120^{\circ} C, \ C_L \le 50 pF, \ f_{op} = 120 MHz$

Characteristic	Symbol	Min	Max	Unit	See Figure
Access time	TACKDV	_	13	ns	4-17
Disable time	TACKDZ	3	_	ns	4-17
Time to disassert	TACKREQH	3.5	9	ns	4-17, 4-20
Lead time	TREQACKL	0	_	ns	4-17 4-20

Table 4-9 Host Interface Port Timing¹

Operating Conditions: $V_{SS} = V_{SSIO} = V_{SSA} = 0 \text{ V}, V_{DD} = 1.62-1.98 \text{ V}, V_{DDIO} = V_{DDA} = 3.0-3.6 \text{ V}, T_A = -40^{\circ} \text{ to } +120^{\circ} \text{C}, C_L \le 50 \text{ pF}, f_{op} = 120 \text{ MHz}$

Characteristic	Symbol	Min	Max	Unit	See Figure
Access time	TRADV	_	13	ns	4-18 4-19
Disable time	TRADX	5	_	ns	4-18 4-19
Disable time	TRADZ	3	_	ns	4-18 4-19
Setup time	TDACKS	3	_	ns	4-20
Hold time	TACKDH	1	_	ns	4-20
Setup time	TADSS	3	_	ns	4-21 4-22
Hold time	TDSAH	1	_	ns	4-21 4-22
Pulse width	TWDS	5	_	ns	4-21 4-22
Time to re-assert 1. After second write in 16-bit mode 2. After first write in 16-bit mode or after write in 8-bit mode	TACKREQL	4T + 5 5	5T + 9 13	ns ns	4-17, 4-20

1. The formulas: T = clock cycle. f ipb = 60MHz, T = 16.7ns.




Figure 4-17 Controller-to-Host DMA Read Mode




Figure 4-18 Single Strobe Read Mode




Figure 4-19 Dual Strobe Read Mode




Figure 4-20 Host-to-Controller DMA Write Mode




Figure 4-21 Single Strobe Write Mode




Figure 4-22 Dual Strobe Write Mode

4.9 Serial Peripheral Interface (SPI) Timing

Table 4-10 SPI Timing ¹

Operating Conditions: $V_{SS} = V_{SSIO} = V_{SSA} = 0 \text{ V}, V_{DD} = 1.62-1.98 \text{ V}, V_{DDIO} = V_{DDA} = 3.0-3.6 \text{ V}, T_A = -40^{\circ} \text{ to } +120^{\circ} \text{C}, C_L \le 50 \text{pF}, f_{op} = 120 \text{MHz}$

Characteristic	Symbol	Min	Max	Unit	See Figure
Cycle time Master Slave	t _C	25 25	_ _	ns ns	4-23, 4-24, 4-25, 4-26
Enable lead time Master Slave	t _{ELD}	 12.5	_	ns ns	4-26
Enable lag time Master Slave	t _{ELG}	 12.5	_ _	ns ns	4-26
Clock (SCLK) high time Master Slave	t _{CH}	9 12.5		ns ns	4-23, 4-24, 4-25, 4-26
Clock (SCLK) low time Master Slave	t _{CL}	12 12.5		ns ns	4-26
Data set-up time required for inputs Master Slave	t _{DS}	10 2		ns ns	4-23, 4-24, 4-25, 4-26
Data hold time required for inputs Master Slave	t _{DH}	0 2	_	ns ns	4-23, 4-24, 4-25, 4-26
Access time (time to data active from high-impedance state) Slave	t _A	5	15	ns ns	4-26
Disable time (hold time to high-impedance state) Slave	t _D	2	9	ns ns	4-26
Data valid for outputs Master Slave (after enable edge)	t _{DV}	_	2 14	ns ns	4-23, 4-24, 4-25, 4-26
Data invalid Master Slave	t _{DI}	0	_	ns ns	4-23, 4-24, 4-25, 4-26
Rise time Master Slave	t _R		11.5 10.0	ns ns	4-23, 4-24, 4-25, 4-26
Fall time Master Slave	t _F		9.7 9.0	ns ns	4-23, 4-24, 4-25, 4-26

56853 Technical Data, Rev. 6




Figure 4-23 SPI Master Timing (CPHA = 0)




Figure 4-24 SPI Master Timing (CPHA = 1)




Figure 4-25 SPI Slave Timing (CPHA = 0)




Figure 4-26 SPI Slave Timing (CPHA = 1)

4.10 Quad Timer Timing

Table 4-11 Quad Timer Timing^{1, 2}

 $Operating \ Conditions: \ V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, \ V_{DD} = 1.62 - 1.98 \\ V, \ V_{DDIO} = V_{DDA} = 3.0 - 3.6 \\ V, \ T_{A} = -40^{\circ} \ to \ +120^{\circ} \\ C, \ C_{L} \leq 50 \\ pF, \ f_{op} = 120 \\ MHz = 1.00 \\ MHz = 1$

Characteristic	Symbol	Min	Max	Unit
Timer input period	P _{IN}	2T + 3	_	ns
Timer input high/low period	P _{INHL}	1T + 3	_	ns
Timer output period	P _{OUT}	2T - 3	_	ns
Timer output high/low period	P _{OUTHL}	1T - 3	_	ns

- 1. In the formulas listed, T = clock cycle. For f_{op} = 120MHz operation and fipb = 60MHz, T = 8.33ns.
- 2. Parameters listed are guaranteed by design.




Figure 4-27 Timer Timing

4.11 Enhanced Synchronous Serial Interface (ESSI) Timing

Table 4-12 ESSI Master Mode¹ Switching Characteristics

 $Operating \ Conditions: \ V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, \ V_{DD} = 1.62 - 1.98 V, \ V_{DDIO} = V_{DDA} = 3.0 - 3.6 V, \ T_{A} = -40^{\circ} \ to \ +120^{\circ} C, \ C_{L} \leq 50 pF, \ f_{op} = 120 MHz$

Parameter	Symbol	Min	Тур	Max	Units
SCK frequency	fs	_	_	15 ²	MHz
SCK period ³	t _{SCKW}	66.7	_	_	ns
SCK high time	t _{SCKH}	33.4 ⁴	_	_	ns
SCK low time	t _{SCKL}	33.4 ⁴	_	_	ns
Output clock rise/fall time	_	_	4	_	ns
Delay from SCK high to SC2 (bl) high - Master ⁵	t _{TFSBHM}	-1.0	_	1.0	ns

Table 4-12 ESSI Master Mode¹ Switching Characteristics (Continued)

 $Operating \ Conditions: \ V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, \ V_{DD} = 1.62 - 1.98 V, \ V_{DDIO} = V_{DDA} = 3.0 - 3.6 V, \ T_{A} = -40^{\circ} \ to \ +120^{\circ} C, \ C_{L} \leq 50 pF, \ f_{op} = 120 MHz$

Parameter	Symbol	Min	Тур	Max	Units
Delay from SCK high to SC2 (wl) high - Master ⁵	t _{TFSWHM}	-1.0	_	1.0	ns
Delay from SC0 high to SC1 (bl) high - Master ⁵	t _{RFSBHM}	-1.0	_	1.0	ns
Delay from SC0 high to SC1 (wl) high - Master ⁵	t _{RFSWHM}	-1.0	_	1.0	ns
Delay from SCK high to SC2 (bl) low - Master ⁵	t _{TFSBLM}	-1.0	_	1.0	ns
Delay from SCK high to SC2 (wl) low - Master ⁵	t _{TFSWLM}	-1.0	_	1.0	ns
Delay from SC0 high to SC1 (bl) low - Master ⁵	t _{RFSBLM}	-1.0		1.0	ns
Delay from SC0 high to SC1 (wl) low - Master ⁵	t _{RFSWLM}	-1.0		1.0	ns
SCK high to STD enable from high impedance - Master	t _{TXEM}	-0.1	_	2	ns
SCK high to STD valid - Master	t _{TXVM}	-0.1	_	2	ns
SCK high to STD not valid - Master	t _{TXNVM}	-0.1	_	_	ns
SCK high to STD high impedance - Master	t _{TXHIM}	-4	_	0	ns
SRD Setup time before SC0 low - Master	t _{SM}	4	_	1	ns
SRD Hold time after SC0 low - Master	t _{HM}	4	_	1	ns
Synchronous Operation (in addition to stand	ard internal cl	ock para	meters)		
SRD Setup time before SCK low - Master	t _{TSM}	4	_	_	ns
SRD Hold time after SCK low - Master	t _{THM}	4	_		ns

- 1. Master mode is internally generated clocks and frame syncs
- 2. Max clock frequency is IP_clk/4 = 60MHz / 4 = 15MHz for an 120MHz part.
- 3. All the timings for the ESSI are given for a non-inverted serial clock polarity (TSCKP=0 in SCR2 and RSCKP=0 in SCSR) and a non-inverted frame sync (TFSI=0 in SCR2 and RFSI=0 in SCSR). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal SCK/SC0 and/or the frame sync SC2/SC1 in the tables and in the figures.
- 4. 50 percent duty cycle
- 5. bl = bit length; wl = word length




Figure 4-28 Master Mode Timing Diagram

Table 4-13 ESSI Slave Mode¹ Switching Characteristics

 $Operating \ Conditions: V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, V_{DD} = 1.62-1.98 \\ V, V_{DDIO} = V_{DDA} = 3.0-3.6 \\ V, T_{A} = -40^{\circ} \ to \ +120^{\circ} \\ C, C_{L} \leq 50 \\ pF, f_{op} = 120 \\ MHz = 1.00 \\ MHz = 1.00$

Parameter	Symbol	Min	Тур	Max	Units
SCK frequency	fs	_	_	15 ²	MHz
SCK period ³	t _{SCKW}	66.7	_	_	ns
SCK high time	t _{SCKH}	33.4 ⁴	_	_	ns
SCK low time	t _{SCKL}	33.4 ⁴	_	_	ns
Output clock rise/fall time	_	_	4	_	ns
Delay from SCK high to SC2 (bl) high - Slave ⁵	t _{TFSBHS}	-1	_	29	ns

Table 4-13 ESSI Slave Mode¹ Switching Characteristics (Continued)

 $Operating \ Conditions: \ V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, \ V_{DD} = 1.62 - 1.98 \\ V, \ V_{DDIO} = V_{DDA} = 3.0 - 3.6 \\ V, \ T_{A} = -40 \\ ^{\circ} \ to \ +120 \\ ^{\circ} C, \ C_{L} \leq 50 \\ pF, \ f_{op} = 120 \\ MHz = 1.00 \\ MHz$

Parameter	Symbol	Min	Тур	Max	Units
Delay from SCK high to SC2 (wl) high - Slave ⁵	t _{TFSWHS}	-1	_	29	ns
Delay from SC0 high to SC1 (bl) high - Slave ⁵	t _{RFSBHS}	-1	_	29	ns
Delay from SC0 high to SC1 (wl) high - Slave ⁵	t _{RFSWHS}	-1	_	29	ns
Delay from SCK high to SC2 (bl) low - Slave ⁵	t _{TFSBLS}	-29	_	29	ns
Delay from SCK high to SC2 (wl) low - Slave ⁵	t _{TFSWLS}	-29	_	29	ns
Delay from SC0 high to SC1 (bl) low - Slave ⁵	t _{RFSBLS}	-29	_	29	ns
Delay from SC0 high to SC1 (wl) low - Slave ⁵	t _{RFSWLS}	-29	_	29	ns
SCK high to STD enable from high impedance - Slave	t _{TXES}	_		15	ns
SCK high to STD valid - Slave	t _{TXVS}	4	_	15	ns
SC2 high to STD enable from high impedance (first bit) - Slave	t _{FTXES}	4	_	15	ns
SC2 high to STD valid (first bit) - Slave	t _{FTXVS}	4	_	15	ns
SCK high to STD not valid - Slave	t _{TXNVS}	4	_	15	ns
SCK high to STD high impedance - Slave	t _{TXHIS}	4	_	15	ns
SRD Setup time before SC0 low - Slave	t _{SS}	4	_	_	ns
SRD Hold time after SC0 low - Slave	t _{HS}	4	_	_	ns
Synchronous Operation (in addition to standa	ard external c	ock para	meters)		
SRD Setup time before SCK low - Slave	t _{TSS}	4	_	_	ns
SRD Hold time after SCK low - Slave	t _{THS}	4	_	_	ns

- 1. Slave mode is externally generated clocks and frame syncs
- 2. Max clock frequency is IP_clk/4 = 60MHz / 4 = 15MHz for a 120MHz part.
- 3. All the timings for the ESSI are given for a non-inverted serial clock polarity (TSCKP=0 in SCR2 and RSCKP=0 in SCSR) and a non-inverted frame sync (TFSI=0 in SCR2 and RFSI=0 in SCSR). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal SCK/SC0 and/or the frame sync SC2/SC1 in the tables and in the figures.
- 4. 50 percent duty cycle
- 5. bl = bit length; wl = word length




Figure 4-29 Slave Mode Clock Timing

4.12 Serial Communication Interface (SCI) Timing

Table 4-14 SCI Timing⁴

 $Operating \ Conditions: \ V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, \ V_{DD} = 1.62 - 1.98 V, \ V_{DDIO} = V_{DDA} = 3.0 - 3.6 V, \ T_A = -40^{\circ} \ to \ +120^{\circ} C, \ C_L \leq 50 pF, \ f_{op} = 120 MHz$

Characteristic	Symbol	Min	Max	Unit
Baud Rate ¹	BR	_	(f _{MAX})/(32)	Mbps
RXD ² Pulse Width	RXD _{PW}	0.965/BR	1.04/BR	ns
TXD ³ Pulse Width	TXD _{PW}	0.965/BR	1.04/BR	ns

- 1. f_{MAX} is the frequency of operation of the system clock in MHz.
- 2. The RXD pin in SCI0 is named RXD0 and the RXD pin in SCI1 is named RXD1.
- 3. The TXD pin in SCI0 is named TXD0 and the TXD pin in SCI1 is named TXD1.
- 4. Parameters listed are guaranteed by design.




Figure 4-30 RXD Pulse Width




Figure 4-31 TXD Pulse Width

4.13 JTAG Timing

Table 4-15 JTAG Timing^{1, 3}

Operating Conditions: $V_{SS} = V_{SSIO} = V_{SSA} = 0 \text{ V}, V_{DD} = 1.62-1.98 \text{V}, V_{DDIO} = V_{DDA} = 3.0-3.6 \text{V}, T_A = -40^{\circ} \text{ to } +120^{\circ} \text{C}, C_L \le 50 \text{pF}, f_{op} = 120 \text{MHz}$

Characteristic	Symbol	Min	Max	Unit
TCK frequency of operation ²	f _{OP}	DC	30	MHz
TCK cycle time	t _{CY}	33.3	_	ns
TCK clock pulse width	t _{PW}	16.6	_	ns
TMS, TDI data setup time	t _{DS}	3	_	ns
TMS, TDI data hold time	t _{DH}	3	_	ns
TCK low to TDO data valid	t _{DV}	_	12	ns
TCK low to TDO tri-state	t _{TS}	_	10	ns
TRST assertion time	t _{TRST}	35	_	ns
DE assertion time	t _{DE}	4T	_	ns

^{1.} Timing is both wait state and frequency dependent. For the values listed, T = clock cycle. For 120MHz operation, T = 8.33ns.

TCK frequency of operation must be less than 1/4 the processor rate.

^{3.} Parameters listed are guaranteed by design.




Figure 4-32 Test Clock Input Timing Diagram




Figure 4-33 Test Access Port Timing Diagram




Figure 4-34 TRST Timing Diagram




Figure 4-35 Enhanced OnCE—Debug Event


4.14 GPIO Timing

Table 4-16 GPIO Timing^{1, 2}

 $Operating \ Conditions: V_{SS} = V_{SSIO} = V_{SSA} = 0 \ V, V_{DD} = 1.62 - 1.98 \\ V, V_{DDIO} = V_{DDA} = 3.0 - 3.6 \\ V, T_{A} = -40^{\circ} \ to \ +120^{\circ} \\ C, \ C_{L} \leq 50 \\ pF, \ f_{op} = 120 \\ MHz = 1.00 \\ MH$

Characteristic	Symbol	Min	Max	Unit
GPIO input period	P _{IN}	2T + 3	_	ns
GPIO input high/low period	P _{INHL}	1T + 3	_	ns
GPIO output period	P _{OUT}	2T - 3	_	ns
GPIO output high/low period	P _{OUTHL}	1T - 3	_	ns

- 1. In the formulas listed, T = clock cycle. For f_{op} = 120MHz operation and fipb = 60MHz, T = 8.33ns
- 2. Parameters listed are guaranteed by design.






Figure 4-36 GPIO Timing

Part 5 Packaging

5.1 Package and Pin-Out Information 56853

This section contains package and pin-out information for the 128-pin LQFP configuration of the 56853.






Figure 5-1 Top View, 56853 128-pin LQFP Package

Table 5-1 56853 Pin Identification by Pin Number

Pin No.	Signal Name						
1	MISO	33	CLKO	65	RXD0	97	TIO3
2	MOSI	34	RSTO	66	TXDO	98	TIO2
3	SCK	35	RESET	67	A16	99	TIO1
4	SS	36	HD3	68	A17	100	V _{DDIO}
5	V _{DDIO}	37	HD4	69	A18	101	TIO0
6	V _{SSIO}	38	HD5	70	A19	102	V _{SSIO}
7	RD	39	HD6	71	A20	103	HDS
8	WR	40	HD7	72	$V_{\rm DDIO}$	104	HCS
9	A0	41	V _{DDIO}	73	D0	105	HREQ
10	A1	42	V _{SSIO}	74	V _{SSIO}	106	HACK
11	A2	43	A8	75	CS0	107	D6
12	A3	44	A9	76	CS1	108	D7
13	V _{DD}	45	A10	77	CS2	109	D8
14	V _{SS}	46	A11	78	CS3	110	D9
15	MODA	47	V_{DD}	79	V_{DD}	111	D10
16	MODB	48	V _{SS}	80	V_{DD}	112	V_{DD}
17	MODC	49	DE	81	V _{SS}	113	V _{SS}
18	$V_{\rm DDIO}$	50	TRST	82	HA0	114	V _{DDIO}
19	V _{SSIO}	51	TDO	83	HA1	115	V _{SSIO}
20	ĪRQĀ	52	TDI	84	HA2	116	STD0
21	ĪRQB	53	TMS	85	HRWB	117	SRD0
22	V _{DDA}	54	TCK	86	D1	118	SCK0
23	V _{SSA}	55	$V_{\rm DDIO}$	87	D2	119	SC00
24	XTAL	56	V _{SSIO}	88	D3	120	SC01
25	EXTAL	57	A12	89	D4	121	SC02
26	A4	58	A13	90	D5	122	D11
27	A5	59	A14	91	V_{DDIO}	123	D12
28	A6	60	A15	92	V _{DDIO}	124	V _{DDIO}
29	A7	61	V _{DDIO}	93	V _{SSIO}	125	V _{SSIO}
30	HD0	62	V _{SSIO}	94	RXD1	126	D13
31	HD1	63	V _{SS}	95	TXD1	127	D14
32	HD2	64	V _{DD}	96	V _{SS}	128	D15

56853 Technical Data, Rev. 6





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DATUM PLANE H IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- 4. DATUMS A, B, AND D TO BE DETERMINED AT DATUM PLANE
- 5. DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE C.
- 6. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- 7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE b DIMENSION TO EXCEED 0.35.

DIM	MILLIMETERS					
DIM	MIN	MAX				
A		1.60				
A1	0.05	0.15				
A2	1.35	1.45				
b	0.17	0.27				
b1	0.17	0.23				
c	0.09	0.20				
c1	0.09	0.16				
D		BSC				
D1	20.00BSC					
e	0.50 BSC					
Е	16.00 BSC					
E1	14.00	BSC				
L	0.45	0.75				
L1	1.00	REF				
L2	0.50	REF				
S	0.20					
R1	0.08					
R2	0.08	0.20				
0	0°	7°				
<u>0</u> 1	0°					
02	11°	13°				

Case Outline - 1129-01

Figure 5-2 128-pin LQFP Mechanical Information

Please see www.freescale.com for the most current case outline.

56853 Technical Data, Rev. 6

Part 6 Design Considerations

6.1 Thermal Design Considerations

An estimation of the chip junction temperature, T_J, in °C can be obtained from the equation:

Equation 1:
$$T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

 T_A = ambient temperature °C

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance °C/W

 P_D = power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

Equation 2:
$$R_{\theta IA} = R_{\theta IC} + R_{\theta CA}$$

Where:

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance °C/W

 $R_{\theta JC}$ = package junction-to-case thermal resistance °C/W

 $R_{\theta CA}$ = package case-to-ambient thermal resistance °C/W

 $R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the Printed Circuit Board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on the PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from $R_{\theta JA}$ do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

A complicating factor is the existence of three common definitions for determining the junction-to-case thermal resistance in plastic packages:

- Measure the thermal resistance from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink. This is done to minimize temperature variation across the surface.
- Measure the thermal resistance from the junction to where the leads are attached to the case. This definition is approximately equal to a junction to board thermal resistance.
- Use the value obtained by the equation $(T_J T_T)/P_D$ where T_T is the temperature of the package case determined by a thermocouple.

As noted above, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable for determining the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, using the junction-to-case

thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will estimate a junction temperature slightly hotter than actual. Hence, the new thermal metric, Thermal Characterization Parameter, or Ψ_{JT} , has been defined to be $(T_J - T_T)/P_D$. This value gives a better estimate of the junction temperature in natural convection when using the surface temperature of the package. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

6.2 Electrical Design Considerations

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Use the following list of considerations to assure correct operation:

- Provide a low-impedance path from the board power supply to each V_{DD} pin on the device, and from the board ground to each V_{SS} (GND) pin.
- The minimum bypass requirement is to place six 0.01–0.1 μF capacitors positioned as close as possible to
 the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each
 of the ten V_{DD}/V_{SS} pairs, including V_{DDA}/V_{SSA}.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{DD} and V_{SS} (GND) pins are less than 0.5 inch per capacitor lead.
- Use at least a four-layer Printed Circuit Board (PCB) with two inner layers for V_{DD} and GND.
- Bypass the V_{DD} and GND layers of the PCB with approximately 100 μ F, preferably with a high-grade capacitor such as a tantalum capacitor.
- Because the device's output signals have fast rise and fall times, PCB trace lengths should be minimal.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance.
 This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{DD} and GND circuits.
- All inputs must be terminated (i.e., not allowed to float) using CMOS levels.
- Take special care to minimize noise levels on the V_{DDA} and V_{SSA} pins.
- When using Wired-OR mode on the SPI or the \overline{IRQx} pins, the user must provide an external pull-up device.

- Designs that utilize the TRST pin for JTAG port or Enhance OnCE module functionality (such as development or debugging systems) should allow a means to assert TRST whenever RESET is asserted, as well as a means to assert TRST independently of RESET. Designs that do not require debugging functionality, such as consumer products, should tie these pins together.
- The internal POR (Power on Reset) will reset the part at power on with reset asserted or pulled high but requires that TRST be asserted at power on.

Part 7 Ordering Information

Table 7-1 lists the pertinent information needed to place an order. Consult a Freescale Semiconductor sales office or authorized distributor to determine availability and to order parts.

Table 7-1 56853 Ordering Information

Part	Supply Voltage	Package Type	Pin Count	Frequency (MHz)	Order Number
DSP56853	1.8V, 3.3V	Low-Profile Quad Flat Pack (LQFP)	128	120	DSP56853FG120
DSP56853	1.8V, 3.3V	Low-Profile Quad Flat Pack (LQFP)	128	120	DSP56853FGE *

^{*}This package is RoHS compliant.

Electrical Design Considerations

56853 Technical Data, Rev. 6

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. This product incorporates SuperFlash® technology licensed from SST. © Freescale Semiconductor, Inc. 2005. All rights reserved.

DSP56853 Rev. 6 01/2007