# Four-Channel, High Speed, ±75V 1.25A Ultrasound Pulser

#### **Features**

- ► HVCMOS technology for high performance
- ► High density integration ultrasound transmitter
- 0 to ±75V output voltage
- ▶ ±1.25A source and sink current in pulse mode
- ▶ ±400mA source and sink current in CW mode
- Up to 20MHz operating frequency
- Matched delay times
- 1.2V to 5.0V CMOS logic interface
- ▶ Built-in output drain bleed resistors

#### **Application**

- Portable medical ultrasound imaging
- Piezoelectric transducer drivers
- NDT ultrasound transmission
- Pulse waveform generator


#### **General Description**

The Supertex HV748 is a four-channel, monolithic, high voltage, high speed pulse generator. It is designed for portable medical ultrasound applications. This high voltage and high speed integrated circuit can also be used for piezoelectric, capacitive or MEMS sensing in ultrasonic nondestructive detection and sonar ranger applications.

The HV748 consists of a controller logic interface circuit, level translators, MOSFET gate drives and high power P-channel and N-channel MOSFETs as the output stage for each channel.

The output stages of each channel are designed to provide peak output currents over  $\pm 1.8 A$  for pulsing, when in mode 4, with up to  $\pm 75$  volt swings. When in mode 1, all the output stages drop the peak current to  $\pm 400 mA$  for low-voltage CW mode operation to decrease the power consumption of the IC. The P and N type of power FETs gate drivers are supplied by two floating 9.0VDC power supplies reference to  $V_{PP}$  and  $V_{NN}$ . This direct coupling topology of the gate drivers not only eliminates two high voltage capacitors per channel, but also makes the PCB layout easier.

#### **Typical Application Circuit**



#### **Ordering Information**

Part Number	Package Option	Packing
HV748K6-G	48-Lead QFN (7x7mm)	260/Tray




#### **Absolute Maximum Ratings**

Parameter	Value
V <sub>ss</sub> , Power supply reference	0V
V <sub>LL</sub> , Positive logic supply	-0.5V to +7.0V
$V_{\scriptscriptstyle DD}$ , Positive logic and level translator supply	-0.5V to +14V
$(V_{PP} - V_{PF})$ Positive floating gate drive supply	-0.5V to +14V
$(V_{NF}-V_{NN})$ Negative gate floating drive supply	-0.5V to +14V
$(V_{PP}^{-}V_{NN}^{-})$ Differential high voltage supply	+170V
V <sub>pp</sub> , High voltage positive supply	-0.5V to +85V
$V_{_{\mathrm{NN}}}$ , High voltage negative supply	+0.5V to -85V
OTP, Over Temperature Protection output	-0.5V to +7.0V
All logic input PIN <sub>x</sub> , NIN <sub>x</sub> and EN voltages	-0.5V to +7.0V
$(V_{SUB} - V_{SS})$ Substrate to $V_{SS}$ voltage difference	+170V
$(V_{PP} - TXP_X) V_{PP}$ to $TXP_X$ voltage difference	+170V
(V <sub>SUB</sub> - TXP <sub>x</sub> ) Substrate to TXP <sub>x</sub> voltage difference	+170V
$(TXN_x-V_{NN})$ $TXN_x$ to $V_{NN}$ voltage difference	+170V
Operating temperature	-40°C to 125°C
Storage temperature	-65°C to 150°C
Thermal resistance, $\theta_{_{J\!A}}$	29°C/W
Thermal resistance, $\theta_{\text{JC}}$ (junction to thermal pad)	0.5°C/W

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

# **Pin Configuration**



48-Lead QFN (top view)

# **Package Marking**



L = Lot Number
YY = Year Sealed
WW = Week Sealed
A = Assembler ID
C = Country of Origin
\_\_\_\_ = "Green" Packaging

Package may or may not include the following marks: Si or



#### **Typical Thermal Resistance**

Package	$oldsymbol{ heta}_{j_{oldsymbol{a}}}$
48-Lead QFN	18°C/W

#### **Power-Up Sequence**

Step	Description
1	$V_{\scriptscriptstyle{\sf SUB}}$
2	$V_{_{LL}}$ with logic signal low
3	V <sub>DD</sub>
4	$(V_{_{\mathrm{PP}}}\text{-}V_{_{\mathrm{PF}}})$ and $(V_{_{\mathrm{NF}}}\text{-}V_{_{\mathrm{NN}}})$
5	$V_{_{\mathrm{PP}}}$ and $V_{_{\mathrm{NN}}}$
6	Logic control signals

#### **Power-Down Sequence**

Step	Description						
1	All logic signals go to low						
2	$V_{_{\mathrm{PP}}}$ and $V_{_{\mathrm{NN}}}$						
3	$(V_{PP} - V_{PF})$ and $(V_{NF} - V_{NN})$						
4	V <sub>DD</sub>						
5	V <sub>LL</sub>						
6	V <sub>SUB</sub>						

<sup>-</sup>G indicates package is RoHS compliant ('Green')

Operating Supply Voltages and Current (4 Channel Active) (Operating conditions, unless otherwise specified,  $V_{SS} = 0V$ ,  $V_{LL} = +3.3V$ ,  $V_{DD} = +9.0V$ ,  $V_{PP} - V_{PF} = +9.0V$ ,  $V_{NN} - V_{NF} = -9.0V$ ,  $V_{PP} = +75V$ ,  $V_{NN} = -75V$ ,  $V_{A} = 25^{\circ}$ C)

Sym	Parameter	Min	Тур	Max	Units	Conditions
$V_{_{\rm LL}}$	Logic voltage reference	1.2	1.8 to 3.3	5.0	V	
V <sub>DD</sub>	Internal voltage supply	8.0	9.0	12	V	
$V_{PF}$	Positive gate driver supply	(V <sub>PP</sub> -12)	(V <sub>PP</sub> -9.0)	(V <sub>PP</sub> -8.0)	V	Electing driver voltage cumplies
$V_{_{\mathrm{NF}}}$	Negative gate drive supply	(V <sub>NN</sub> +8.0)	(V <sub>NN</sub> +9.0)	(V <sub>NN</sub> +12.0)	V	Floating driver voltage supplies.
$V_{\scriptscriptstyle SUB}$	IC substrate voltage	V <sub>DD</sub>	V <sub>PP</sub>	+75	٧	Must be the most positive potential of the IC.
V <sub>PP</sub>	Positive HV supply	0	-	+75	V	
V <sub>NN</sub>	Negative HV supply	-75	-	0	V	
$SR_{MAX}$	Slew rate limit of V <sub>PP</sub> , V <sub>NN</sub>	-	-	25	V/µs	Built-in slew rate detection protection.
I <sub>LL</sub>	V <sub>LL</sub> Current EN = Low	-	35	120	μA	
I <sub>DDQ</sub>	V <sub>DD</sub> Current EN = Low	-	15	-	μA	
I <sub>DDEN</sub>	V <sub>DD</sub> Current EN = High	-	0.75	2.0	mA	f = 0MHz
I <sub>DDEN</sub>	V <sub>DD</sub> Current MODE = 4	-	0.75	-	mA	f = F OMILE continuous no londo
IDDENCW	V <sub>DD</sub> Current MODE = 1	-	2.0	-	mA	f = 5.0MHz, continuous, no loads
I <sub>PPQ</sub>	V <sub>PP</sub> Current EN = Low	-	10	25	μA	f = 0MHz
I <sub>PPEN</sub>	V <sub>PP</sub> Current MODE = 4	-	250	-	mA	f = F OMILE continuous no londo
PPENCW	V <sub>PP</sub> Current MODE = 1	-	170	-	mA	f = 5.0MHz, continuous, no loads
I <sub>NNQ</sub>	V <sub>NN</sub> Current EN = Low	-	15	30	μA	f = 0MHz
I <sub>NNEN</sub>	V <sub>NN</sub> Current MODE = 4	-	250	-	mA	f = 5 0MHz, continuous, no londo
I <sub>NNENCW</sub>	V <sub>NN</sub> Current MODE = 1	-	170	-	mA	f = 5.0MHz, continuous, no loads
l <sub>PFQ</sub>	V <sub>PF</sub> Current EN = Low	-	10	25	μA	f = 0MHz
I <sub>PFEN</sub>	V <sub>PF</sub> Current MODE = 4	-	50	-	mA	f = F OMLIT, continuous, no londo
I <sub>PFENCW</sub>	V <sub>PF</sub> Current MODE = 1	-	12	-	mA	f = 5.0MHz, continuous, no loads
I <sub>NFQ</sub>	V <sub>NF</sub> Current EN = Low	-	20	30	μA	f = 0MHz
I <sub>NFEN</sub>	V <sub>NF</sub> Current MODE = 4	-	25	-	mA	f = F OMLLT continuous values
INFENCW	V <sub>NF</sub> Current MODE = 1	_	12	_	mA	f = 5.0MHz, continuous, no loads

All supply current values are for reference only.

#### **Under Voltage and Over Temperature Protection**

Sym	Parameter	Min	Тур	Max	Units	Conditions
V <sub>PULL UP</sub>	Open drain pull-up voltage	-	-	5.0	V	
$V_{UVDD}$	V <sub>DD</sub> threshold	3.5	-	6.5	V	
V <sub>UVLL</sub>	V <sub>LL</sub> threshold	0.7	-	1.0	V	
$V_{UVVF}$	V <sub>PF</sub> , V <sub>NF</sub> threshold	3.5	-	6.5	V	
V <sub>OL_OTP</sub>	OTP flag output low voltage	-	-	1.0	V	$V_{LL}$ = 3.3V, OTP = Active, $I_{PULL\_UP}$ = 1.0mA.
I <sub>OTP</sub>	Max. open drain output current	-	1.0	-	mA	
T <sub>OTP</sub>	Over-temperature threshold	95	110	125	°C	If over-temperature occurred, OTP
T <sub>HYS</sub>	OTP output reset hysteresis	-	7.0	-	C	low and all TX outputs will be HiZ.

#### **DC Electrical Characteristics**

(Operating conditions, unless otherwise specified,  $V_{SS}$  = 0V,  $V_{LL}$  = +3.3V,  $V_{DD}$  = +9V,  $V_{PF}$  =  $V_{PP}$ -9V,  $V_{NF}$  =  $V_{NN}$  + 9V,  $V_{PP}$  = +75V,  $V_{NN}$  = -75V,  $V_{NN}$  = -75V,  $V_{NN}$  = 25°C)

#### **Output P-Channel MOSFET, TXP (Mode 4)**

Sym	Parameter	Min	Тур	Max	Units	Conditions
I <sub>OUT</sub>	Output saturation current	1.25	1.8	-	Α	
R <sub>on</sub>	Channel resistance	-	8.0	-	Ω	I <sub>SD</sub> = 100mA
C <sub>oss</sub>	Output capacitance	-	100*	-	pF	V <sub>DS</sub> = 25V, f = 1.0MHz

#### **Output N-Channel MOSFET, TXN (Mode 4)**

Sym	Parameter	Min	Тур	Max	Units	Conditions
I <sub>OUT</sub>	Output saturation current	1.25	1.8	-	Α	
R <sub>on</sub>	Channel resistance	-	7.5	-	Ω	I <sub>SD</sub> = 100mA
C <sub>oss</sub>	Output capacitance	-	40*	-	pF	V <sub>DS</sub> = 25V, f = 1.0MHz

#### **MOSFET Drain Bleed Resistor**

Sym	Parameter	Min	Тур	Max	Units	Conditions
R <sub>P/N1~4</sub>	Output bleed resistance	10	15	30	kΩ	
P <sub>RO</sub>	Bleed resistors power limit	-	-	40	mW	

#### **Logic Inputs**

Sym	Parameter	Min	Тур	Max	Units	Conditions
V <sub>IH</sub>	Input logic high voltage	(V <sub>LL</sub> -0.4)	-	$V_{LL}$	V	
$V_{_{\rm IL}}$	Input logic low voltage	0	-	0.4	V	
I <sub>IH</sub>	Input logic high current	-	-	10	μA	
I <sub>IL</sub>	Input logic low current	-10	-	-	μA	
C <sub>IN</sub>	Input logic capacitance	-	-	5.0*	pF	


#### **AC Electrical Characteristics**

(Operating conditions, unless otherwise specified,  $V_{SS} = 0V$ ,  $V_{IJ} = +3.3V$ ,  $V_{DE} = +9V$ ,  $V_{DE} = (V_{PD} - 9V)$ ,  $V_{NE} = (V_{NNI} + 9V)$ ,  $V_{DE} = +75V$ ,  $V_{NNI} = -75V$ ,  $V_{AB} = -75V$ ,  $V_{$ 

(-,		, ss si, tll	0.01, 1 <sub>DD</sub>	OI, IPF (IPP	O T / , T NF	( TNN O T), TPP TOT, TNN TOT, TA 20 0)
Sym	Parameter	Min	Тур	Max	Units	Conditions
t <sub>r</sub>	Output rise time	-	35	-	ns	330pF//2.5kΩ load
t <sub>f</sub>	Output fall time	-	43	-	ns	330pr//2.3kt2 loau
f <sub>out</sub>	Output frequency range	-	-	20	MHz	
HD2	Second harmonic distortion	-	-40*	-	dB	1000 register land
t <sub>en</sub>	Enable time	-	180	500	μs	100Ω resistor load
t <sub>DIS</sub>	Disable time	-	2.8	10	μs	
t <sub>dr</sub>	Delay time on inputs rise	-	18	-	ns	3.9Ω resistor load
t <sub>df</sub>	Delay time on inputs fall	-	18	-	ns	(see timing diagram)
$\Delta t_{\text{DELAY}}$	Delay time matching	-	±2.0	-	ns	P to N, channel to channel
t <sub>dm</sub>	Delay on mode change	-	2.5	10	μs	100Ω resistor load
t <sub>j</sub>	Delay jitter on rise or fall	-	15*	-	ps	$V_{PP}/V_{NN}$ = ±25V, input t <sub>r</sub> 50% to HV <sub>OUT</sub> t <sub>r</sub> or t <sub>r</sub> 50%, with 330pF//2.5kΩ load

<sup>\*</sup> Guaranteed by design.

# **Switch AC Test Timing Diagram**



#### Truth Table (All Modes)

	Logic Inputs	Output			
EN	PIN <sub>x</sub>	NIN <sub>x</sub>	TXP <sub>x</sub>	TXN <sub>x</sub>	
1	0	0	OFF	OFF	
1	1	0	ON	OFF	
1	0	1	OFF	ON	
1	1	1	$ON^{t}$	ON <sup>†</sup>	
0	X	X	OFF	OFF	

<sup>†</sup> Not allowed, may damage IC.

#### **Drive Mode Control Table**

Mode	MC1	MC0	l <sub>sc</sub> (A)	R <sub>ONP</sub> (Ω)	R <sub>onn</sub> (Ω)
1	0	0	0.41	35	33
2	0	1	0.58	25	23
3	1	0	0.97	15	14
4	1	1	1.8	8.0	7.5

#### Notes:

- 1.  $V_{PP}/V_{NN} = +/-75V$ ,  $V_{DD} = (V_{PP} V_{PF}) = (V_{NF} V_{NN}) = +9.0V$ 2.  $I_{SC}$  is current into 1.0 $\Omega$  to GND 3.  $R_{ON}$  calculated from  $V_{OUT}$  into 100 $\Omega$  load

# **Pin Descriptions**


Pin#	Name	Function
1	VDD	Positive internal voltage supply (+9.0V).
2	VSS	Power supply return (0V).
3	PIN1	Input logic control of high voltage output P-FET of channel 1, Hi = on, Low = off.
4	NIN1	Input logic control of high voltage output N-FET of channel 1, Hi = on, Low = off.
5	PIN2	Input logic control of high voltage output P-FET of channel 2, Hi = on, Low = off.
6	NIN2	Input logic control of high voltage output N-FET of channel 2, Hi = on, Low = off.
7	PIN3	Input logic control of high voltage output P-FET of channel 3, Hi = on, Low = off.
8	NIN3	Input logic control of high voltage output N-FET of channel 3, Hi = on, Low = off.
9	PIN4	Input logic control of high voltage output P-FET of channel 4, Hi = on, Low = off.
10	NIN4	Input logic control of high voltage output N-FET of channel 4, Hi = on, Low = off.
11	VSS	Power supply return (0V).
12	VDD	Positive internal voltage supply (+9.0V).
13	OTP	Over temperature protection output, open N-FET drain, active low if IC temperature >110°C.
14	MC1	Output ourrent made central pine, see Drive Made Central Table
15	MC0	Output current mode control pins, see Drive Mode Control Table.
16	Thermal Pad (VSUB)	Substrate of the IC, Substrate bottom is internally connected to the central thermal pad on the bottom of package.  It must be connected to VSUB, the most positive potential of the IC externally.

# Pin Descriptions (cont.)

Pin#	Name	Function					
17	VPF	P-FET drive floating power supply, $(V_{PP} - V_{PF}) = +9.0V$ .					
18							
19	VPP	Positive high voltage power supply (+75V).					
20							
21							
22	VNN	Negative high voltage power supply (-75V).					
23							
24	VNF	N-FET drive floating power supply, $(V_{NF} - V_{NN}) = +9.0V$ .					
25	Thermal Pad (VSUB)	Substrate of the IC, Substrate bottom is internally connected to the central thermal pad on the bottom of package.  It must be connected to VSUB, the most positive potential of the IC externally.					
26	RGND	Bleed resistors common return ground. (Both pins must be used)					
27	TXN4	Output N-FET drain (open drain output) for channel 4.					
28	TXP4	Output P-FET drain (open drain output) for channel 4.					
29	TXN3	Output N-FET drain (open drain output) for channel 3.					
30	TXP3	Output P-FET drain (open drain output) for channel 3.					
31	TXN2	Output N-FET drain (open drain output) for channel 2.					
32	TXP2	Output P-FET drain (open drain output) for channel 2.					
33	TXN1	Output N-FET drain (open drain output) for channel 1.					
34	TXP1	Output P-FET drain (open drain output) for channel 1.					
35	RGND	Bleed resistors common return ground. (Both pins must be used)					
36	Thermal Pad (VSUB)	Substrate of the IC, Substrate bottom is internally connected to the central thermal pad on the bottom of package.  It must be connected to VSUB, the most positive potential of the IC externally.					
37	VNF	N-FET drive floating power supply, $(V_{NF} - V_{NN}) = +9.0V$ .					
38							
39	VNN	Negative high voltage power supply (-75V).					
40							
41							
42	VPP	Positive high voltage power supply (+75V).					
43							
44	VPF	P-FET drive floating power supply, $(V_{PP} - V_{PF}) = +9.0V$ .					
45	Thermal Pad (VSUB)	Substrate of the IC, Substrate bottom is internally connected to the central thermal pad on the bottom of package.  It must be connected to VSUB, the most positive potential of the IC externally.					
46	EN	Chip power enable Hi = on, Low = off.					
47	GREF	Logic Low reference, logic ground (0V).					
48	VLL	Logic Hi voltage reference input (+3.3V).					

# 48-Lead QFN Package Outline (K6)

#### 7.00x7.00mm body, 1.00mm height (max), 0.50mm pitch



#### Notes:

- 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.

Symb	ol	Α	A1	А3	b	D	D2	E	E2	е	L	L1	θ
Dimension (mm)	MIN	0.80	0.00	0.20 REF	0.18	6.85*	1.25	6.85*	1.25	0.50 BSC	0.30 <sup>†</sup>	0.00	<b>0</b> °
	NOM	0.90	0.02		0.25	7.00	-	7.00	-		0.40†	-	-
	MAX	1.00	0.05		0.30	7.15*	5.45	7.15*	5.45		$0.50^{t}$	0.15	14°

JEDEC Registration MO-220, Variation VKKD-6, Issue K, June 2006.

Drawings are not to scale.

Supertex Doc.#: DSPD-48QFNK67X7P050, Version C041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2012 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



<sup>\*</sup> This dimension is not specified in the JEDEC drawing.

<sup>†</sup> This dimension differs from the JEDEC drawing.